Nanometer technology designs high-quality delay tests
While adopting newer, better fabrication technologies provides higher integration and enhances performance, it also increases the types of manufacturing defects. With design size in millions of gates and working frequency in GHz, timing-related defects have become a high proportion of the total chip...
Gorde:
| Egile Nagusiak: | , |
|---|---|
| Formatua: | Livre numérique |
| Hizkuntza: | Anglais |
| Argitaratua: |
New York, NY :
Springer US
2008.
Cham : Springer Nature |
| Sarrera elektronikoa: | Accès sur la plateforme de l'éditeur Accès sur la plateforme Istex Accès Université d'Orléans Accès INSA CVL |
| Oharra: |
Archives Springer e-books (Licence nationale) Archives Springer e-books (Licence nationale) |
| Autres localisations: | Voir dans le Sudoc |
| Edition sous un autre format: | • Nanometer Technology Designs, Texte imprimé, 9780387764863 • Perspectives for parallel optical interconnects, Ph. Lalanne, P. Chavel (eds.), Berlin, Springer-Verlag, 1993, 1 volume, ESPRIT basic research series, 3-540-56786-0 • Nanometer Technology Designs, Texte imprimé, 9781441945594 |
| LEADER | 03993nam a22003377a 4500 | ||
|---|---|---|---|
| 001 | 942517 | ||
| 008 | 110106s2008 xx ||| |||| 00| 0 eng d | ||
| 009 | PPN149040652 | ||
| 020 | |a 9780387757285 | ||
| 041 | 0 | |a eng | |
| 082 | |a 6,213,815 | ||
| 100 | 1 | |a Tehranipoor, Mark, |d 1974- | |
| 245 | 1 | 0 | |a Nanometer technology designs high-quality delay tests |c by Mohammad Tehranipoor, Nisar Ahmed. |
| 260 | |a New York, NY : |b Springer US. | ||
| 260 | |a Cham : |b Springer Nature, |c 2008. | ||
| 500 | |a Archives Springer e-books (Licence nationale) | ||
| 500 | |a Archives Springer e-books (Licence nationale) | ||
| 505 | 0 | |a Introduction to path delay and transition delay fault models and test methods -- At-speed test challenges for nanometer technology designs -- Low-cost tester friendly design-for-test techniques -- Improving test quality of current at-speed test methods -- Functionally untestable fault list generation and avoidance -- Timing-based ATPG for screening small delay faults -- Faster-than-at-speed test considering IR-drop effects -- IR-drop tolerant at-speed test pattern generation and application. | |
| 506 | |a Accès en ligne pour les établissements français bénéficiaires des licences nationales | ||
| 506 | |a Accès soumis à abonnement pour tout autre établissement | ||
| 506 | |a Conditions particulières de réutilisation pour les bénéficiaires des licences nationales. chttps://www.licencesnationales.fr/springer-nature-ebooks-contrat-licence-ln-2017 | ||
| 520 | |a While adopting newer, better fabrication technologies provides higher integration and enhances performance, it also increases the types of manufacturing defects. With design size in millions of gates and working frequency in GHz, timing-related defects have become a high proportion of the total chip defects. For nanometer technology designs, the traditional test methods cannot ensure a high quality level of chips, and at-speed tests using path and transition delay fault model have become a requirement in technologies below 180nm. Nanometer Technology Designs: High-Quality Delay Tests discusses these challenges in detail and proposes new techniques and methodologies to improve the overall quality of the delay test for nanotechnology designs. Topics covered include: At-speed test challenges for nanotechnology Low-cost tester-friendly design-for-test techniques Improving test quality of current at-speed test methods Functionally un-testable fault list generation and avoidance Timing-based ATPG for screening small delay faults Faster-than-at-speed test considering power supply noise Power supply noise tolerant at-speed test pattern generation and application Solutions for dealing with crosstalk and signal integrity issues Nanometer Technology Designs: High-Quality Delay Tests is a reference for practicing engineers and researchers in both industry and academia who are interested in learning about and implementing the most-advanced methods in nanometer delay testing. | ||
| 700 | 1 | |a Ahmed, Nisar. |4 aut | |
| 776 | 0 | |t Nanometer Technology Designs |b Texte imprimé |z 9780387764863 | |
| 776 | 0 | |0 017654998 |t Perspectives for parallel optical interconnects |f Ph. Lalanne, P. Chavel (eds.) |c Berlin |n Springer-Verlag |d 1993 |p 1 volume |s ESPRIT basic research series |z 3-540-56786-0 | |
| 776 | 0 | |t Nanometer Technology Designs |b Texte imprimé |z 9781441945594 | |
| 856 | 4 | |q PDF |u https://doi.org/10.1007/978-0-387-75728-5 |z Accès sur la plateforme de l'éditeur | |
| 856 | 4 | |u https://revue-sommaire.istex.fr/ark:/67375/8Q1-BVDT8DVC-Q |z Accès sur la plateforme Istex | |
| 856 | 4 | |5 452349901:747853460 |u https://ezproxy.univ-orleans.fr/login?url=https://doi.org/10.1007/978-0-387-75728-5 |z Accès Université d'Orléans | |
| 856 | 4 | |5 180339901:750870990 |u https://ezproxy.insa-cvl.fr/login?qurl=https://doi.org/10.1007/978-0-387-75728-5 |z Accès INSA CVL | |
| 997 | |0 942517 |1 Livre numérique |a Ressource numérique |b INSA |b ENSA |c 0/Bibliothèque numérique/ |c 1/Bibliothèque numérique/Autre ressource numérique/ | ||