ESD protection device and circuit design for advanced CMOS technologies
The challenges associated with the design and implementation of Electrostatic Discharge (ESD) protection circuits are becoming increasingly complex as technology is scaled well into nano-metric regime. Traditional approaches of ESD design may not be adequate as the ESD damages occur at successively...
שמור ב:
| Auteurs principaux: | , , |
|---|---|
| פורמט: | Livre numérique |
| שפה: | Anglais |
| יצא לאור: |
Dordrecht :
Springer Netherlands : Imprint: Springer
[20..].
Cham : Springer Nature |
| גישה מקוונת: | Accès sur la plateforme de l'éditeur Accès sur la plateforme Istex Accès Université d'Orléans Accès INSA CVL |
| הערה: |
Archives Springer e-books (Licence nationale) Archives Springer e-books (Licence nationale) |
| Autres localisations: | Voir dans le Sudoc |
| Edition sous un autre format: | • ESD protection device and circuit design for advanced CMOS technologies, Oleg Semenov, Hossein Sarbishaei, Manoj Sachdev, [S.l.], Springer, 2008, 1 vol. (xv-227 p.), 978-1-4020-8300-6 |
| LEADER | 04093nam a22003377a 4500 | ||
|---|---|---|---|
| 001 | 940383 | ||
| 008 | 080626q2000 xx ||| |||| 00| 0 eng d | ||
| 009 | PPN125217099 | ||
| 020 | |a 9781402083013 | ||
| 020 | |a 9781402083013 | ||
| 041 | 0 | |a eng | |
| 082 | |a 621.3815 | ||
| 100 | 1 | |a Semenov, Oleg. | |
| 245 | 1 | 0 | |a ESD protection device and circuit design for advanced CMOS technologies |c by Oleg Semenov, Hossein Sarbishaei, Manoj Sachdev. |
| 260 | |a Dordrecht : |b Springer Netherlands : |b Imprint: Springer. | ||
| 260 | |a Cham : |b Springer Nature, |c [20..]. | ||
| 500 | |a Archives Springer e-books (Licence nationale) | ||
| 500 | |a Archives Springer e-books (Licence nationale) | ||
| 505 | 1 | |a ESD Models and Test Methods ESD Devices for Input/Output Protection Circuit Design Concepts for ESD Protection ESD Power Clamps ESD Protection Circuits for High-Speed I/OS ESD Protection for Smart Power Applications ESD Protection for RF Circuits Conclusion | |
| 506 | |a Accès en ligne pour les établissements français bénéficiaires des licences nationales | ||
| 506 | |a Accès soumis à abonnement pour tout autre établissement | ||
| 506 | |a Conditions particulières de réutilisation pour les bénéficiaires des licences nationales. https://www.licencesnationales.fr/springer-nature-ebooks-contrat-licence-ln-2017 | ||
| 520 | |a The challenges associated with the design and implementation of Electrostatic Discharge (ESD) protection circuits are becoming increasingly complex as technology is scaled well into nano-metric regime. Traditional approaches of ESD design may not be adequate as the ESD damages occur at successively lower voltages in nano-metric dimensions. There are several challenges that must be met in order to design robust ESD circuits today. Due to technology scaling and proliferation of automated handling, ESD failures in ICs caused by Charged Device Model (CDM) are increasing. CDM discharges can cause latent damages which could degrade and eventually lead to definite failures in the ICs. The ESD protection design for current and future sub-65nm CMOS circuits is a challenge for high I/O count, multiple power domains and flip-chip products. ESD Protection Device and Circuit Design for Advanced CMOS Technologies is intended for practicing engineers working in the areas of circuit design, VLSI reliability and testing domains. As the problems associated with ESD failures and yield losses become significant in the modern semiconductor industry, the demand for graduates with a basic knowledge of ESD is also increasing. Today, there is a significant demand to educate the circuits design and reliability teams on ESD issues. This book makes an attempt to address the ESD design and implementation in a systematic manner. A design procedure involving device simulators as well as circuit simulator is employed to optimize device and circuit parameters for optimal ESD as well as circuit performance. This methodology, described in ESD Protection Device and Circuit Design for Advanced CMOS Technologies has resulted in several successful ESD circuit design with excellent silicon results demonstrates its strengths | ||
| 700 | 1 | |a Sachdev, Manoj, |d 19..- |4 aut | |
| 700 | 1 | |a Sarbishaei, Hossein, |d 19..- |4 aut | |
| 776 | 0 | |0 12764511X |t ESD protection device and circuit design for advanced CMOS technologies |f Oleg Semenov, Hossein Sarbishaei, Manoj Sachdev |c [S.l.] |n Springer |d 2008 |p 1 vol. (xv-227 p.) |z 978-1-4020-8300-6 | |
| 856 | 4 | |q PDF |u https://doi.org/10.1007/978-1-4020-8301-3 |z Accès sur la plateforme de l'éditeur | |
| 856 | 4 | |u https://revue-sommaire.istex.fr/ark:/67375/8Q1-2GH36SZL-L |z Accès sur la plateforme Istex | |
| 856 | 4 | |5 452349901:747861331 |u https://ezproxy.univ-orleans.fr/login?url=https://doi.org/10.1007/978-1-4020-8301-3 |z Accès Université d'Orléans | |
| 856 | 4 | |5 180339901:750878819 |u https://ezproxy.insa-cvl.fr/login?qurl=https://doi.org/10.1007/978-1-4020-8301-3 |z Accès INSA CVL | |
| 997 | |0 940383 |1 Livre numérique |a Ressource numérique |b INSA |b ENSA |c 0/Bibliothèque numérique/ |c 1/Bibliothèque numérique/Autre ressource numérique/ | ||