Verification methodology manual for systemverilog
Functional verification remains one of the single biggest challenges in the development of complex system-on-chip (SoC) devices. Despite the introduction of successive new technologies, the gap between design capability and verification confidence continues to widen. The biggest problem is that thes...
Spremljeno u:
| Glavni autori: | , , , |
|---|---|
| Format: | Livre numérique |
| Jezik: | Anglais |
| Izdano: |
New York, NY :
Springer US
2006.
Cham : Springer Nature |
| Teme: | |
| Online pristup: | Accès sur la plateforme de l'éditeur Accès sur la plateforme Istex Accès Université d'Orléans Accès INSA CVL |
| Bilješka: |
Archives Springer e-books (Licence nationale) Archives Springer e-books (Licence nationale) |
| Autres localisations: | Voir dans le Sudoc |
| Edition sous un autre format: | • Verification Methodology Manual for SystemVerilog, Texte imprimé, 9780387255385 • Verification Methodology Manual for SystemVerilog, Texte imprimé, 9780387506456 • Verification Methodology Manual for SystemVerilog, Texte imprimé, 9781461498131 |
| LEADER | 04537nam a22003977a 4500 | ||
|---|---|---|---|
| 001 | 937616 | ||
| 008 | 070314s2006 xx ||| |||| 00| 0 eng d | ||
| 009 | PPN113270348 | ||
| 020 | |a 0387255567 (en ligne) | ||
| 020 | |a 9780387255569 (en ligne) | ||
| 041 | 0 | |a eng | |
| 082 | |a 621.3815 | ||
| 100 | 1 | |a Bergeron, Janick. | |
| 245 | 1 | 0 | |a Verification methodology manual for systemverilog |c Janick Bergeron, Eduard Cerny, Alan Hunter ... [et al.] ; [avant-propos de Pierre Bricaud, ...]. |
| 260 | |a New York, NY : |b Springer US. | ||
| 260 | |a Cham : |b Springer Nature, |c 2006. | ||
| 500 | |a Archives Springer e-books (Licence nationale) | ||
| 500 | |a Archives Springer e-books (Licence nationale) | ||
| 505 | 0 | |a Verification Planning -- Assertions -- Testbench Infrastructure -- Stimulus and Response -- Coverage-Driven Verification -- Assertions for Formal Tools -- System-Level Verification -- Processor Integration Verification. | |
| 506 | |a Accès en ligne pour les établissements français bénéficiaires des licences nationales | ||
| 506 | |a Accès soumis à abonnement pour tout autre établissement | ||
| 506 | |a Conditions particulières de réutilisation pour les bénéficiaires des licences nationales. chttps://www.licencesnationales.fr/springer-nature-ebooks-contrat-licence-ln-2017 | ||
| 520 | |a Functional verification remains one of the single biggest challenges in the development of complex system-on-chip (SoC) devices. Despite the introduction of successive new technologies, the gap between design capability and verification confidence continues to widen. The biggest problem is that these diverse new technologies have led to a proliferation of verification point tools, most with their own languages and methodologies. Fortunately, a solution is at hand. SystemVerilog is a unified language that serves both design and verification engineers by including RTL design constructs, assertions and a rich set of verification constructs. SystemVerilog is an industry standard that is well supported by a wide range of verification tools and platforms. A single language fosters the development of a unified simulation-based verification tool or platform. Consolidation of point tools into a unified platform and convergence to a unified language enable the development of a unified verification methodology that can be used on a wide range of SoC projects. ARM and Synopsys have worked together to define just such a methodology in the Verification Methodology Manual for SystemVerilog. This book is based upon best verification practices by ARM, Synopsys and their customers. Verification Methodology Manual for SystemVerilog is a blueprint for verification success, guiding SoC teams in building a reusable verification environment taking full advantage of design-for-verification techniques, constrained-random stimulus generation, coverage-driven verification, formal verification and other advanced technologies to help solve their current and future verification problems. This book is appropriate for anyone involved in the design or verification of a complex chip or anyone who would like to know more about the capabilities of SystemVerilog. Following the Verification Methodology Manual for SystemVerilog will give SoC development teams and project managers the confidence needed to tape out a complex design, secure in the knowledge that the chip will function correctly in the real world. | ||
| 650 | |a Circuits intégrés | ||
| 650 | |a Verilog (langage de description de matériel informatique) | ||
| 700 | 1 | |a Cerny, Eduard. |4 aut | |
| 700 | 1 | |a Hunter, Alan. |4 aut | |
| 700 | 1 | |a Nightingale, Andy. |4 aut | |
| 776 | 0 | |t Verification Methodology Manual for SystemVerilog |b Texte imprimé |z 9780387255385 | |
| 776 | 0 | |t Verification Methodology Manual for SystemVerilog |b Texte imprimé |z 9780387506456 | |
| 776 | 0 | |t Verification Methodology Manual for SystemVerilog |b Texte imprimé |z 9781461498131 | |
| 856 | 4 | |q PDF |u https://doi.org/10.1007/b135575 |z Accès sur la plateforme de l'éditeur | |
| 856 | 4 | |u https://revue-sommaire.istex.fr/ark:/67375/8Q1-NH2WFM70-8 |z Accès sur la plateforme Istex | |
| 856 | 4 | |5 452349901:747907757 |u https://ezproxy.univ-orleans.fr/login?url=https://doi.org/10.1007/b135575 |z Accès Université d'Orléans | |
| 856 | 4 | |5 180339901:750920785 |u https://ezproxy.insa-cvl.fr/login?qurl=https://doi.org/10.1007/b135575 |z Accès INSA CVL | |
| 997 | |0 937616 |1 Livre numérique |a Ressource numérique |b INSA |b ENSA |c 0/Bibliothèque numérique/ |c 1/Bibliothèque numérique/Autre ressource numérique/ | ||