VLSI Physical Design: From Graph Partitioning to Timing Closure :: SCD d'Orléans

VLSI Physical Design: From Graph Partitioning to Timing Closure

VLSI Physical Design: From Graph Partitioning to Timing Closure

Design and optimization of integrated circuits are essential to the creation of new semiconductor chips, and physical optimizations are becoming more prominent as a result of semiconductor scaling. Modern chip design has become so complex that it is largely performed by specialized software, which i...

Descripció completa

Guardat en:

Dades bibliogràfiques
Autors principals:	Kahng, Andrew B., Lienig, Jens (Autor), Markov, Igor L. (Autor), Hu, Jin (Autor)
Format:	Livre numérique
Idioma:	Anglais
Publicat:	Dordrecht : Springer Netherlands 2011. Cham : Springer Nature
Accés en línia:	Accès sur la plateforme de l'éditeur Accès sur la plateforme Istex Accès Université d'Orléans Accès INSA CVL
Nota:	Archives Springer e-books (Licence nationale) Archives Springer e-books (Licence nationale)
Autres localisations:	Voir dans le Sudoc
Edition sous un autre format:	• VLSI Physical Design: From Graph Partitioning to Timing Closure, Texte imprimé, 9789048195909 • VLSI Physical Design: From Graph Partitioning to Timing Closure, Texte imprimé, 9789048195923 • VLSI Physical Design: From Graph Partitioning to Timing Closure, Texte imprimé, 9789400790209

Ítems similars

Digital Timing Macromodeling for VLSI Design Verification
per: Kong, Jeong-Taek, et al.

On Optimal Interconnections for VLSI
per: Kahng, Andrew B., et al.

Algorithms for VLSI Physical Design Automation
per: Sherwani, Naveed A.

Algorithms for VLSI Physical Design Automation
per: Sherwani, Naveed A.

Practical Problems in VLSI Physical Design Automation
per: Lim, Sung Kyu

Statistical Analysis and Optimization for VLSI: Timing and Power
per: Srivastava, Ashish, et al.
Publicat: (2005)

VLSI Design
Publicat: (2021)

VLSI Design
Publicat: (2026)

Switch-Level Timing Simulation of MOS VLSI Circuits
per: Rao, Vasant B., et al.

Interconnects in VLSI Design

Design of VLSI Circuits : Based on VENUS
per: Hörbst, Egon, 1941-, et al.

VLSI Design : A Practical Guide for FPGA and ASIC Implementations
per: Chandrasetty, Vikram Arkalgud
Publicat: (2011)

VLSI Memory Chip Design
per: Itoh, Kiyoo

Reuse Techniques for VLSI Design

Circuit Design for CMOS VLSI
per: Uyemura, John P.

VLSI Design of Neural Networks

Trace theory and VLSI design
per: Van de Snepscheut, Jan L. A., 1953-1994

Simulated Annealing for VLSI Design
per: Wong, D. F., et al.

Recursive partitioning and applications
per: Zhang, Heping, et al.

Partitioning Properly Pursued
per: Hendricks, Vincent F.
Publicat: (2009)

Megalithic biographies. From partial closures to total closures and from single sealing to double sealing
per: Jagu, Dominique, et al.
Publicat: (2022)

Computer Design Aids for VLSI Circuits

Minimizing and Exploiting Leakage in VLSI Design
per: Jayakumar, Nikhil, et al.
Publicat: (2010)

Multi-Level Simulation for VLSI Design
per: Hill, Dwight D., et al.

Introduction to Analog VLSI Design Automation

VLSI Design for Manufacturing: Yield Enhancement
per: Director, Stephen W, 1943-, et al.

Analog Design for CMOS VLSI Systems
per: Maloberti, Franco, 19..-...., professeur d'électronique

VLSI-design of non-volatile memories
per: Campardo, Giovanni, 1958-, et al.

Principles of VLSI RTL Design : A Practical Guide
per: Churiwala, Sanjay, et al.
Publicat: (2011)

Digital VLSI Design with Verilog : A Textbook from Silicon Valley Technical Institute
per: Williams, John
Publicat: (2008)

Recursive Partitioning in the Health Sciences
per: Zhang, Heping, et al.

VLSI Design for Video Coding : H.264/AVC Encoding from Standard Specification to Chip
per: Lin, Youn-Long Steve, 19..-, et al.
Publicat: (2010)

Intellectual Property Protection in VLSI Designs : Theory and Practice
per: Qu, Gang, et al.

Low-Power Digital VLSI Design : Circuits and Systems
per: Bellaouar, Abdellatif, et al.

Mixed Signal VLSI Wireless Design : Circuits and Systems
per: Farag, Emad N., et al.

Categorical Closure Operators
per: Castellini, Gabrielle

Closure Spaces and Logic
per: Martin, Norman M., et al.

Phase closure nulling
per: A. Chelli, et al.
Publicat: (2009)

Phase closure nulling of
per: G. Duvert, et al.
Publicat: (2010)

Asynchronous Circuit Design for VLSI Signal Processing

© 2021-2023 • Université d'Orléans, Service Commun de Documentation, 6 rue de Tours, 45072 Orléans cedex 2
+33(0) 2 38 41 71 84 • https://scd.univ-orleans.fr • Mentions légales