Constraining Designs for Synthesis and Timing Analysis : A Practical Guide to Synopsys Design Constraints (SDC)

This book serves as a hands-on guide to timing constraints in integrated circuit design.  Readers will learn to maximize performance of their IC designs, by specifying timing requirements correctly.  Coverage includes key aspects of the design flow impacted by timing constraints, including synthesis...

Ful tanımlama

Kaydedildi:
Detaylı Bibliyografya
Asıl Yazarlar: Gangadharan, Sridhar, Churiwala, Sanjay (Yazar)
Materyal Türü: Livre numérique
Dil:Anglais
Baskı/Yayın Bilgisi: New York, NY : Springer New York 2013.
Cham : Springer Nature
Online Erişim:Accès sur la plateforme de l'éditeur
Accès sur la plateforme Istex
Accès Université d'Orléans
Accès INSA CVL
Not: Archives Springer e-books (Licence nationale)
Archives Springer e-books (Licence nationale)
Autres localisations: Voir dans le Sudoc
Edition sous un autre format:• Constraining Designs for Synthesis and Timing Analysis, Texte imprimé, 9781461432685
• Constraining Designs for Synthesis and Timing Analysis, Texte imprimé, 9781461432708
• Constraining Designs for Synthesis and Timing Analysis, Texte imprimé, 9781489989161
Diğer Bilgiler
Özet:This book serves as a hands-on guide to timing constraints in integrated circuit design.  Readers will learn to maximize performance of their IC designs, by specifying timing requirements correctly.  Coverage includes key aspects of the design flow impacted by timing constraints, including synthesis, static timing analysis and placement and routing.  Concepts needed for specifying timing requirements are explained in detail and then applied to specific stages in the design flow, all within the context of Synopsys Design Constraints (SDC), the industry-leading format for specifying constraints.  ·         Provides a hands-on guide to synthesis and timing analysis, using Synopsys Design Constraints (SDC), the industry-leading format for specifying constraints; ·         Includes key topics of interest to a synthesis, static timing analysis or  place and route engineer; ·         Explains which constraints command to use for ease of maintenance and reuse, given several options possible to achieve the same effect on timing; ·         Explains fundamental concepts and provides exact command syntax.
Diğer Bilgileri:Archives Springer e-books (Licence nationale)
Archives Springer e-books (Licence nationale)
ISBN:9781461432692
Erişim:Accès en ligne pour les établissements français bénéficiaires des licences nationales
Accès soumis à abonnement pour tout autre établissement
Conditions particulières de réutilisation pour les bénéficiaires des licences nationales. chttps://www.licencesnationales.fr/springer-nature-ebooks-contrat-licence-ln-2017