Correct hardware design and verification methods : IFIP WG10.2 Advanced Research Working Conference, CHARME '93, Arles, Frances [sic], May 24-26, 1993 : proceedings
These proceedings contain the papers presented at the Advanced Research Working Conference on Correct Hardware Design Methodologies, held in Arles, France, in May 1993, and organized by the ESPRIT Working Group 6018 CHARME-2and the Universit de Provence, Marseille, in cooperation with IFIP Working G...
Uloženo v:
| Korporativní autor: | |
|---|---|
| Další autoři: | , |
| Médium: | Livre numérique |
| Jazyk: | Anglais |
| Vydáno: |
Berlin [etc.] :
Springer
[20..].
Cham : Springer Nature |
| Edice: | Lecture notes in computer science
683 |
| Témata: | |
| On-line přístup: | Accès sur la plateforme de l'éditeur Accès sur la plateforme Istex Accès Université d'Orléans Accès INSA CVL |
| Poznámka: |
Archives Springer e-books (Licence nationale) Archives Springer e-books (Licence nationale) |
| Autres localisations: | Voir dans le Sudoc |
| Edition sous un autre format: | • Correct hardware design and verification methods, IFIP WG10.2 Advanced Research Working Conference, CHARME '93, Arles, Frances [sic], May 24-26, 1993, proceedings, George J. Milne, Laurence Pierre (eds.), 1993, Berlin, Springer-Verlag, 1 vol. (VI-269 p.), Lecture notes in computer science, 3-540-56778-X • Correct Hardware Design and Verification Methods, Texte imprimé, 9783662213858 |
Obsah:
- A graph-based method for timing diagrams representation and verification
- A Petri Net approach for the analysis of VHDL descriptions
- Temporal analysis of time bounded digital systems
- Strongly-typed theory of structures and behaviours
- Verification and diagnosis of digital systems by ternary reasoning
- Logic verification of incomplete functions and design error location
- A methodology for system-level design for verifiability
- Algebraic models and the correctness of microprocessors
- Combining symbolic evaluation and object oriented approach for verifying processor-like architectures at the RT-level
- A theory of generic interpreters
- Towards verifying large(r) systems: A strategy and an experiment
- Advancements in symbolic traversal techniques
- Automatic verification of speed-independent circuit designs using the Circal system
- Correct compilation of specifications to deterministic asynchronous circuits
- DDD-FM9001: Derivation of a verified microprocessor
- Calculational derivation of a counter with bounded response time
- Towards a provably correct hardware implementation of occam
- Rewriting with constraints in T-ruby
- Embedding hardware verification within a commercial design framework
- An approach to formalization of data flow graphs.