Correct hardware design and verification methods : IFIP WG10.2 Advanced Research Working Conference, CHARME '93, Arles, Frances [sic], May 24-26, 1993 : proceedings

These proceedings contain the papers presented at the Advanced Research Working Conference on Correct Hardware Design Methodologies, held in Arles, France, in May 1993, and organized by the ESPRIT Working Group 6018 CHARME-2and the Universit de Provence, Marseille, in cooperation with IFIP Working G...

Full description

Saved in:
Bibliographic Details
Corporate Author: IFIP WG10.2. Advanced research working conference :Arles
Other Authors: Milne, George, 1952- (Publishing director), Pierre, Laurence, 19..-...., auteur en informatique (Publishing director)
Format: Livre numérique
Language:Anglais
Published: Berlin [etc.] : Springer [20..].
Cham : Springer Nature
Series:Lecture notes in computer science 683
Subjects:
Online Access:Accès sur la plateforme de l'éditeur
Accès sur la plateforme Istex
Accès Université d'Orléans
Accès INSA CVL
Note: Archives Springer e-books (Licence nationale)
Archives Springer e-books (Licence nationale)
Autres localisations: Voir dans le Sudoc
Edition sous un autre format:• Correct hardware design and verification methods, IFIP WG10.2 Advanced Research Working Conference, CHARME '93, Arles, Frances [sic], May 24-26, 1993, proceedings, George J. Milne, Laurence Pierre (eds.), 1993, Berlin, Springer-Verlag, 1 vol. (VI-269 p.), Lecture notes in computer science, 3-540-56778-X
• Correct Hardware Design and Verification Methods, Texte imprimé, 9783662213858
Description
Summary:These proceedings contain the papers presented at the Advanced Research Working Conference on Correct Hardware Design Methodologies, held in Arles, France, in May 1993, and organized by the ESPRIT Working Group 6018 CHARME-2and the Universit de Provence, Marseille, in cooperation with IFIP Working Group 10.2. Formal verification is emerging as a plausible alternative to exhaustive simulation for establishing correct digital hardware designs. The validation of functional and timing behavior is a major bottleneck in current VLSI design systems, slowing the arrival of products in the marketplace with its associated increase in cost. From being a predominantly academic area of study until a few years ago, formal design and verification techniques are now beginning to migrate into industrial use. As we are now witnessing an increase in activity in this area in both academia and industry, the aim of this working conference was to bring together researchers and users from both communities.
Item Description:Archives Springer e-books (Licence nationale)
Archives Springer e-books (Licence nationale)
ISBN:9783540706557 (PDF)
ISSN:1611-3349
Access:Accès en ligne pour les établissements français bénéficiaires des licences nationales
Accès soumis à abonnement pour tout autre établissement
Conditions particulières de réutilisation pour les bénéficiaires des licences nationales. https://www.licencesnationales.fr/springer-nature-ebooks-contrat-licence-ln-2017