Pipelined ADC Design and Enhancement Techniques

Pipelined ADCs have seen phenomenal improvements in performance over the last few years. As such, when designing a pipelined ADC a clear understanding of the design tradeoffs, and state of the art techniques is required to implement today's high performance low power ADCs. Written for both rese...

Descrición completa

Gardado en:
Detalles Bibliográficos
Autor Principal: Ahmed, Imran
Formato: Livre numérique
Idioma:Anglais
Publicado: Dordrecht : Springer Netherlands [20..].
Cham : Springer Nature
Edición:1st ed. 2010.
Series:Analog Circuits and Signal Processing
Acceso en liña:Accès sur la plateforme de l'éditeur
Accès sur la plateforme Istex
Accès Université d'Orléans
Accès INSA CVL
Nota: Archives Springer e-books (Licence nationale)
Archives Springer e-books (Licence nationale)
Autres localisations: Voir dans le Sudoc
Edition sous un autre format:• Pipelined ADC Design and Enhancement Techniques, Texte imprimé, 9789048186518
• Pipelined ADC Design and Enhancement Techniques, Texte imprimé, 9789048186693
• Pipelined ADC Design and Enhancement Techniques, Texte imprimé, 9789048186518
• Pipelined ADC Design and Enhancement Techniques, Texte imprimé, 9789400731790
• Pipelined ADC Design and Enhancement Techniques, Texte imprimé, 9789048186693
• Pipelined ADC Design and Enhancement Techniques, Texte imprimé, 9789048186518
• Pipelined ADC Design and Enhancement Techniques, Texte imprimé, 9789400731790
LEADER 03904nam a22003977a 4500
001 943252
008 110106q2000 xx ||| |||| 00| 0 eng d
009 PPN149075545
020 |a 9789048186525 
041 0 |a eng 
082 |a 621.3815 
100 1 |a Ahmed, Imran. 
245 1 0 |a Pipelined ADC Design and Enhancement Techniques   |c by Imran Ahmed. 
250 |a 1st ed. 2010. 
260 |a Dordrecht :  |b Springer Netherlands. 
260 |a Cham :  |b Springer Nature,  |c [20..]. 
490 0 |a Analog Circuits and Signal Processing  |x 2197-1854 
500 |a Archives Springer e-books (Licence nationale) 
500 |a Archives Springer e-books (Licence nationale) 
505 1 |a Pipelined ADC Design ADC Architectures Pipelined ADC Architecture Overview Scaling Power with Sampling Rate in an ADC State of the Art Pipelined ADC Design Pipelined ADC Enhancement Techniques Rapid Calibration of DAC and Gain Errors in a Multi-bit Pipeline Stage A Power Scalable and Low Power Pipelined ADC A Sub-sampling ADC with Embedded Sample-and-Hold A Capacitive Charge Pump Based Low Power Pipelined ADC Summary 
506 |a Accès en ligne pour les établissements français bénéficiaires des licences nationales 
506 |a Accès soumis à abonnement pour tout autre établissement 
506 |a Conditions particulières de réutilisation pour les bénéficiaires des licences nationales. https://www.licencesnationales.fr/springer-nature-ebooks-contrat-licence-ln-2017 
520 |a Pipelined ADCs have seen phenomenal improvements in performance over the last few years. As such, when designing a pipelined ADC a clear understanding of the design tradeoffs, and state of the art techniques is required to implement today's high performance low power ADCs. Written for both researchers and professionals, Pipelined ADC Design and Enhancement Techniques provides: i.) A tutorial discussion, for those new to pipelined ADCs, of the basic design and tradeoffs involved in designing a pipelined ADC ii.) A detailed discussion of four novel silicon tested pipelined ADC topologies geared towards those looking to gain insight into state-of-the-art design in the area. The ADCs detailed include: - An 11-bit 45MS/s ADC which rapidly digitally calibrates in the background both DAC and gain errors - A 10-bit ADC with power scalable between 50MS/s (35mW) to 1kS/s (15 W) - A 10-bit ADC for use in sub-sampled systems with a technique to eliminate the front-end sample-and-hold - A 10-bit, 50MS/s ADC which uses a capacitive charge pump based approach to enable a very small power consumption of 9.9mW 
776 0 |t Pipelined ADC Design and Enhancement Techniques  |b Texte imprimé  |z 9789048186518 
776 0 |t Pipelined ADC Design and Enhancement Techniques  |b Texte imprimé  |z 9789048186693 
776 0 |t Pipelined ADC Design and Enhancement Techniques  |b Texte imprimé  |z 9789048186518 
776 0 |t Pipelined ADC Design and Enhancement Techniques  |b Texte imprimé  |z 9789400731790 
776 0 |t Pipelined ADC Design and Enhancement Techniques  |b Texte imprimé  |z 9789048186693 
776 0 |t Pipelined ADC Design and Enhancement Techniques  |b Texte imprimé  |z 9789048186518 
776 0 |t Pipelined ADC Design and Enhancement Techniques  |b Texte imprimé  |z 9789400731790 
856 4 |q PDF  |u https://doi.org/10.1007/978-90-481-8652-5  |z Accès sur la plateforme de l'éditeur 
856 4 |u https://revue-sommaire.istex.fr/ark:/67375/8Q1-GV0HP3P1-4  |z Accès sur la plateforme Istex 
856 4 |5 452349901:74782732X  |u https://ezproxy.univ-orleans.fr/login?url=https://dx.doi.org/10.1007/978-90-481-8652-5  |z Accès Université d'Orléans 
856 4 |5 180339901:75084454X  |u https://ezproxy.insa-cvl.fr/login?qurl=https://dx.doi.org/10.1007/978-90-481-8652-5  |z Accès INSA CVL 
997 |0 943252  |1 Livre numérique  |a Ressource numérique  |b INSA  |b ENSA  |c 0/Bibliothèque numérique/  |c 1/Bibliothèque numérique/Autre ressource numérique/