Digital VLSI Design with Verilog : A Textbook from Silicon Valley Technical Institute
This unique textbook is structured as a step-by-step course of study along the lines of a VLSI IC design project. In a nominal schedule of 12 weeks, two days and about 10 hours per week, the entire verilog language is presented, from the basics to everything necessary for synthesis of an entire 70,0...
Guardat en:
| Autor principal: | |
|---|---|
| Format: | Livre numérique |
| Idioma: | Anglais |
| Publicat: |
Dordrecht :
Springer Netherlands
2008.
Cham : Springer Nature |
| Accés en línia: | Accès sur la plateforme de l'éditeur Accès sur la plateforme Istex Accès Université d'Orléans Accès INSA CVL |
| Nota: |
Archives Springer e-books (Licence nationale) Archives Springer e-books (Licence nationale) |
| Autres localisations: | Voir dans le Sudoc |
| Edition sous un autre format: | • Digital VLSI design with verilog, a textbook from silicon valley technical institute, John Michael Williams, 2008, Dordrecht, NL, Springer, 1 vol. (XXIII-435 p.), 978-1-4020-8445-4 • Digital VLSI Design with Verilog, Texte imprimé, 9789048120017 • Digital VLSI Design with Verilog, Texte imprimé, 9789401780490 |
| LEADER | 03725nam a22003377a 4500 | ||
|---|---|---|---|
| 001 | 940536 | ||
| 008 | 080829s2008 xx ||| |||| 00| 0 eng d | ||
| 009 | PPN127050817 | ||
| 020 | |a 9781402084461 | ||
| 020 | |a 9781402084461 | ||
| 041 | 0 | |a eng | |
| 082 | |a 6,213,815 | ||
| 100 | 1 | |a Williams, John. | |
| 245 | 1 | 0 | |a Digital VLSI Design with Verilog : |b A Textbook from Silicon Valley Technical Institute |c by John Williams. |
| 260 | |a Dordrecht : |b Springer Netherlands. | ||
| 260 | |a Cham : |b Springer Nature, |c 2008. | ||
| 500 | |a Archives Springer e-books (Licence nationale) | ||
| 500 | |a Archives Springer e-books (Licence nationale) | ||
| 505 | 0 | |a Week 1 Class 1 -- Week 1 Class 2 -- Week 2 Class 1 -- Week 2 Class 2 -- Week 3 Class 1 -- Week 3 Class 2 -- Week 4 Class 1 -- Week 4 Class 2 -- Week 5 Class 1 -- Week 5 Class 2 -- Week 6 Class 1 -- Week 6 Class 2 -- Week 7 Class 1 -- Week 7 Class 2 -- Week 8 Class 1 -- Week 8 Class 2 -- Week 9 Class 1 -- Week 9 Class 2 -- Week 10 Class 1 -- Week 10 Class 2 -- Week 11 Class 1 -- Week 11 Class 2 -- Week 12 Class 1 -- Week 12 Class 2. | |
| 506 | |a Accès en ligne pour les établissements français bénéficiaires des licences nationales | ||
| 506 | |a Accès soumis à abonnement pour tout autre établissement | ||
| 506 | |a Conditions particulières de réutilisation pour les bénéficiaires des licences nationales. chttps://www.licencesnationales.fr/springer-nature-ebooks-contrat-licence-ln-2017 | ||
| 520 | |a This unique textbook is structured as a step-by-step course of study along the lines of a VLSI IC design project. In a nominal schedule of 12 weeks, two days and about 10 hours per week, the entire verilog language is presented, from the basics to everything necessary for synthesis of an entire 70,000 transistor, full-duplex serializer - deserializer, including synthesizable PLLs. Digital VLSI Design With Verilog is all an engineer needs for in-depth understanding of the verilog language: Syntax, synthesis semantics, simulation, and test. For a reader with access to appropriate electronic design tools, all solutions can be developed, simulated, and synthesized as described in the book. A partial list of design topics includes design partitioning, hierarchy decomposition, safe coding styles, back-annotation, wrapper modules, concurrency, race conditions, assertion-based verification, clock synchronization, and design for test. Coverage of specific devices includes basic discussion and exercises on flip-flops, latches, combinational logic, muxes, counters, shift-registers, decoders, state machines, memories (including parity and ECC), FIFOs, and PLLs. Verilog specify blocks, with their path delays and timing checks, also are covered. | ||
| 776 | 0 | |0 283956917 |t Digital VLSI design with verilog |o a textbook from silicon valley technical institute |f John Michael Williams |d 2008 |c Dordrecht, NL |n Springer |p 1 vol. (XXIII-435 p.) |z 978-1-4020-8445-4 | |
| 776 | 0 | |t Digital VLSI Design with Verilog |b Texte imprimé |z 9789048120017 | |
| 776 | 0 | |t Digital VLSI Design with Verilog |b Texte imprimé |z 9789401780490 | |
| 856 | 4 | |q PDF |u https://doi.org/10.1007/978-1-4020-8446-1 |z Accès sur la plateforme de l'éditeur | |
| 856 | 4 | |u https://revue-sommaire.istex.fr/ark:/67375/8Q1-CLBK8VN4-7 |z Accès sur la plateforme Istex | |
| 856 | 4 | |5 452349901:747859639 |u https://ezproxy.univ-orleans.fr/login?url=https://doi.org/10.1007/978-1-4020-8446-1 |z Accès Université d'Orléans | |
| 856 | 4 | |5 180339901:75087712X |u https://ezproxy.insa-cvl.fr/login?qurl=https://doi.org/10.1007/978-1-4020-8446-1 |z Accès INSA CVL | |
| 997 | |0 940536 |1 Livre numérique |a Ressource numérique |b INSA |b ENSA |c 0/Bibliothèque numérique/ |c 1/Bibliothèque numérique/Autre ressource numérique/ | ||