Low power methodology manual : for system-on-chip design

"Tools alone aren't enough to reduce dynamic and leakage power in complex chip designs - a well-planned methodology is needed. Following in the footsteps of the successful Reuse Methodology Manual (RMM), authors from ARM and Synopsys have written this Low Power Methodology Manual (LPMM) to...

Descrizione completa

Salvato in:
Dettagli Bibliografici
Autori principali: Keating, Michael, Aitken, Robert Campbell, 1963- (Autore), Flynn, David (Autore), Gibbons, Alan (Autore), Shi, Kaijian (Autore)
Natura: Livre numérique
Lingua:Anglais
Pubblicazione: New York, NY : Springer US 2007.
Cham : Springer Nature
Serie:Integrated Circuits and Systems
Accesso online:Accès sur la plateforme de l'éditeur
Accès sur la plateforme Istex
Accès Université d'Orléans
Accès INSA CVL
Nota: Archives Springer e-books (Licence nationale)
Archives Springer e-books (Licence nationale)
Autres localisations: Voir dans le Sudoc
Edition sous un autre format:• Low Power Methodology Manual, Texte imprimé, 9781441944184
• Kinematic and dynamic issues in sensor based control, edited by Gaynor E. Taylor, Berlin, Springer-Verlag, 1990, 1 volume (XI-455 p.), NATO ASI series, 0-387-51892-4
• Low power methodology manual, for system-on-chip design, Michael Keating, David Flynn, Robert Aitken... [et al.], [S. l.], Springer, 2007, 1 vol. (XIII-300 p.), 978-0-387-71818-7
LEADER 05028nam a22003857a 4500
001 939616
008 080505s2007 xx ||| |||| 00| 0 eng d
009 PPN123722578
020 |a 9780387718194 
041 0 |a eng 
082 |a 621.3815 
100 1 |a Keating, Michael. 
245 1 0 |a Low power methodology manual :  |b for system-on-chip design   |c by Michael Keating, David Flynn, Robert Aitken, Alan Gibbons, Kaijian Shi. 
260 |a New York, NY :  |b Springer US. 
260 |a Cham :  |b Springer Nature,  |c 2007. 
490 0 |a Integrated Circuits and Systems  |x 1558-9420 
500 |a Archives Springer e-books (Licence nationale) 
500 |a Archives Springer e-books (Licence nationale) 
505 0 |a Standard Low Power Methods -- Multi-Voltage Design -- Power Gating Overview -- Designing Power Gating -- Architectural Issues for Power Gating -- A Power Gating Example -- IP Design for Low Power -- Frequency and Voltage Scaling Design -- Examples of Voltage and Frequency Scaling Design -- Implementing Multi-Voltage, Power Gated Designs -- Physical Libraries -- Retention Register Design -- Design of the Power Switching Network. 
506 |a Accès en ligne pour les établissements français bénéficiaires des licences nationales 
506 |a Accès soumis à abonnement pour tout autre établissement 
506 |a Conditions particulières de réutilisation pour les bénéficiaires des licences nationales. chttps://www.licencesnationales.fr/springer-nature-ebooks-contrat-licence-ln-2017 
520 |a "Tools alone aren't enough to reduce dynamic and leakage power in complex chip designs - a well-planned methodology is needed. Following in the footsteps of the successful Reuse Methodology Manual (RMM), authors from ARM and Synopsys have written this Low Power Methodology Manual (LPMM) to describe [such] [a] low-power methodology with a practical, step-by-step approach." Richard Goering, Software Editor, EE Times "Excellent compendium of low-power techniques and guidelines with balanced content spanning theory and practical implementation. The LPMM is a very welcome addition to the field of low power SoC implementation that has for many years operated in a largely ad-hoc fashion." Sujeeth Joseph, Chief Architect - Semiconductor & Systems Solutions Unit, Wipro Technologies "The LPMM enables broader adoption of aggressive power management techniques based on extensive experience and silicon example with real data that every SOC designer can use tomeet the difficulties faced in managing the power issues in deep submicron designs" Anil Mankar, Sr VP Worldwide Core Engineering and Chief Development Officer, Conexant Systems Inc. "Managing power, at 90nm and below, introduces significant challenges to design flow. The LPMM is a timely and immediately useful book that shows how combination of tools, IP and methodology can be used together to address power management." Nick Salter, Head of Chip Integration, CSR plc. ABOUT THE AUTHORS: Michael Keating is a Synopsys Fellow in the company s Advanced Technology Group, focusing on IP development methodology, hardware and software design quality and low power design. David Flynn is an ARM R&D Fellow and has been with the company since 1991, specializing in low power System-on-Chip IP deployment and methodology. Robert Aitken is an ARM R&D Fellow. His areas of responsibility includememory architecture, design for testability and design for manufacturability. Alan Gibbons is a Principal Engineer at Synopsys, with a focus on development of advanced methodology and technology for ARM processor-based system design. Kaijian Shi is a Principal Consultant in the Professional Services Group of Synopsys, specializing in low power design methodology and implementation. 
700 1 |a Aitken, Robert Campbell,  |d 1963-  |4 aut 
700 1 |a Flynn, David.  |4 aut 
700 1 |a Gibbons, Alan.  |4 aut 
700 1 |a Shi, Kaijian.  |4 aut 
776 0 |t Low Power Methodology Manual  |b Texte imprimé  |z 9781441944184 
776 0 |0 02140786X  |t Kinematic and dynamic issues in sensor based control  |f edited by Gaynor E. Taylor  |c Berlin  |n Springer-Verlag  |d 1990  |p 1 volume (XI-455 p.)  |s NATO ASI series  |z 0-387-51892-4 
776 0 |0 119556472  |t Low power methodology manual  |o for system-on-chip design  |f Michael Keating, David Flynn, Robert Aitken... [et al.]  |c [S. l.]  |n Springer  |d 2007  |p 1 vol. (XIII-300 p.)  |z 978-0-387-71818-7 
856 4 |q PDF  |u https://doi.org/10.1007/978-0-387-71819-4  |z Accès sur la plateforme de l'éditeur 
856 4 |u https://revue-sommaire.istex.fr/ark:/67375/8Q1-KZHR6ZTV-P  |z Accès sur la plateforme Istex 
856 4 |5 452349901:747881472  |u https://ezproxy.univ-orleans.fr/login?url=https://dx.doi.org/10.1007/978-0-387-71819-4  |z Accès Université d'Orléans 
856 4 |5 180339901:750894059  |u https://ezproxy.insa-cvl.fr/login?qurl=https://dx.doi.org/10.1007/978-0-387-71819-4  |z Accès INSA CVL 
997 |0 939616  |1 Livre numérique  |a Ressource numérique  |b INSA  |b ENSA  |c 0/Bibliothèque numérique/  |c 1/Bibliothèque numérique/Autre ressource numérique/