High Level Synthesis : :: SCD d'Orléans

High Level Synthesis : Introduction to Chip and System Design

High Level Synthesis : Introduction to Chip and System Design

Guardat en:

Dades bibliogràfiques
Autors principals:	Gajski, Daniel D., Wu, Allen C-H (Autor), Lin, Steve Y-L (Autor), Dutt, Nikil D. (Autor)
Format:	Livre numérique
Idioma:	Anglais
Publicat:	Cham : Springer International Publishing [20..]. Cham : Springer Nature
Accés en línia:	Accès sur la plateforme de l'éditeur Accès sur la plateforme Istex Accès Université d'Orléans Accès INSA CVL
Nota:	Autre(s) auteurs(s) : Steve Y-L Lin Archives Springer e-books (Licence nationale) Archives Springer e-books (Licence nationale)
Autres localisations:	Voir dans le Sudoc
Edition sous un autre format:	• High Level Synthesis, Introduction to Chip and System Design

Ítems similars

SPARK: A Parallelizing Approach to the High-Level Synthesis of Digital Circuits
per: Gupta, Sumit, et al.

High-Level VLSI Synthesis

Higher-level hardware synthesis
per: Sharp, Richard, 1978-...., chercheur en informatique

High-level synthesis : from algorithm to digital circuit
Publicat: (2008)

A Survey of High-Level Synthesis Systems

High-level modeling and synthesis of analog integrated systems
per: Martens, Ewout S. J., et al.

Memory Issues in Embedded Systems-on-Chip : Optimizations and Exploration
per: Panda, Preeti Ranjan, et al.

System-Level Synthesis

High-Level Verification : Methods and Tools for Verification of System-Level Designs
per: Kundu, Sudipta, et al.
Publicat: (2011)

High Level Synthesis of ASICs under Timing and Synchronization Constraints
per: Ku, David C., et al.

Low Power Design with High-Level Power Estimation and Power-Aware Synthesis
per: Ahuja, Sumit, et al.
Publicat: (2012)

System level design of reconfigurable systems-on-chip
Publicat: (2005)

High-Level Synthesis for Real-Time Digital Signal Processing
per: Vanhoof, Jan, et al.

Device-Level Modeling and Synthesis of High-Performance Pipeline ADCs
per: Ruiz-Amaya, Jesús, et al.
Publicat: (2011)

Low-Power High-Level Synthesis for Nanoscale CMOS Circuits.
per: Patra, Priyardarsan, et al.

High-Level System Modeling : Specification and Design Methodologies

Dependable Embedded Systems
per: Henkel, Jörg, et al.
Publicat: (2021)

High-Level and Low-Level Awareness.
Publicat: (2024)

High-Level Adaptation and Aftereffects
per: Stefania D'Ascenzo, et al.
Publicat: (2021)

Confidence levels of evolutionary synthesis models
per: M. Cerviño, et al.
Publicat: (2002)

High-Level System Modeling : Specification Languages

Embedded system design : modeling, synthesis and verification
per: Gajski, Daniel D., et al.
Publicat: (2009)

Algorithmic and Register-Transfer Level Synthesis: The System Architect s Workbench
per: Thomas, D. E., et al.

Functional verification of programmable embedded architectures : A top-down approach
per: Mishra, Prabhat, 1973-, et al.
Publicat: (2005)

High level discourse and low level readers: an unlikely marriage
per: Cooke, Ray
Publicat: (2013)

Structure and emplacement of high-level magmatic systems
Publicat: (2008)

Physical geology of high-level magmatic systems

Essential Issues in SOC Design : Designing Complex Systems-on-Chip
per: Lin, Youn-Long Steve
Publicat: (2006)

Study of the influence of high levels of sulfate on the rumen microbial synthesis of thiamin in a semi-continuous fermentor (Rusitec)
per: L. Alves de Oliveira, et al.
Publicat: (1995)

High-Level Power Analysis and Optimization
per: Raghunathan, Anand, 1972-, et al.

On-chip High-Voltage Generator Design
per: Tanzawa, Toru
Publicat: (2013)

Ingredients for Successful System Level Design Methodology
per: Patel, Hiren D., et al.
Publicat: (2008)

Power Optimization and Synthesis at Behavioral and System Levels Using Formal Methods
per: Chang, Jui-Ming, et al.

Synthesis of high-silica aluminosilicate zeolites
per: Jacobs, Peter A., et al.
Publicat: (1987)

Postural control in high-level kata and kumite karatekas
per: Gauchard, Gérome C., et al.
Publicat: (2019)

Variations of the high-level Balmer line spectrum of the helium-strong star
per: M. A. Smith, et al.
Publicat: (2007)

Multi-Level Simulation for VLSI Design
per: Hill, Dwight D., et al.

System-Level Validation : High-Level Modeling and Directed Test Generation Techniques
per: Chen, Mingsong, et al.
Publicat: (2013)

An analytical description of CHILL, the CCITT high level language
per: Branquart, Paul, 19..-, et al.

Automorphic Pseudodifferential Analysis and Higher Level Weyl Calculi
per: Unterberger, André, 1940-...., mathématicien

© 2021-2023 • Université d'Orléans, Service Commun de Documentation, 6 rue de Tours, 45072 Orléans cedex 2
+33(0) 2 38 41 71 84 • https://scd.univ-orleans.fr • Mentions légales