Memory controllers for real-time embedded systems : predictable and composable real-time systems

  Verification of real-time requirements in systems-on-chip becomes more complex as more applications are integrated. Predictable and composable systems can manage the increasing complexity using formal verification and simulation.  This book explains the concepts of predictability and composability...

Descrizione completa

Salvato in:
Dettagli Bibliografici
Autori principali: Akesson, Benny, 1977-, Goossens, Kees (Autore)
Natura: Livre numérique
Lingua:Anglais
Pubblicazione: New York, NY : Springer New York 2012.
Cham : Springer Nature
Serie:Embedded Systems 2
Soggetti:
Accesso online:Accès sur la plateforme de l'éditeur
Accès sur la plateforme Istex
Accès Université d'Orléans
Accès INSA CVL
Nota: Archives Springer e-books (Licence nationale)
Archives Springer e-books (Licence nationale)
Autres localisations: Voir dans le Sudoc
Edition sous un autre format:• Memory Controllers for Real-Time Embedded Systems, Texte imprimé, 9781461430094
• Memory Controllers for Real-Time Embedded Systems, Texte imprimé, 9781441982063
• Memory Controllers for Real-Time Embedded Systems, Texte imprimé, 9781441982087
LEADER 04822nam a22003737a 4500
001 973348
008 111115s2012 xx ||| |||| 00| 0 eng d
009 PPN15631018X
020 |a 9781441982070 (e-book) 
041 0 |a eng 
082 |a 621.3815 
100 1 |a Akesson, Benny,  |d 1977- 
245 1 0 |a Memory controllers for real-time embedded systems :  |b predictable and composable real-time systems   |c by Benny Akesson, Kees Goossens. 
260 |a New York, NY :  |b Springer New York. 
260 |a Cham :  |b Springer Nature,  |c 2012. 
490 0 |a Embedded Systems  |v 2  |x 2193-0163 
500 |a Archives Springer e-books (Licence nationale) 
500 |a Archives Springer e-books (Licence nationale) 
505 0 |a Introduction -- Proposed Solution -- SDRAM Memories and Controllers -- Predictable SDRAM Back-End -- Resource Arbitration -- Composable Resource Front-End -- Configuration -- Related Work -- Conclusions and Future Work -- Appendix: System XML Specification. 
506 |a Accès en ligne pour les établissements français bénéficiaires des licences nationales 
506 |a Accès soumis à abonnement pour tout autre établissement 
506 |a Conditions particulières de réutilisation pour les bénéficiaires des licences nationales. chttps://www.licencesnationales.fr/springer-nature-ebooks-contrat-licence-ln-2017 
520 |a   Verification of real-time requirements in systems-on-chip becomes more complex as more applications are integrated. Predictable and composable systems can manage the increasing complexity using formal verification and simulation.  This book explains the concepts of predictability and composability and shows how to apply them to the design and analysis of a memory controller, which is a key component in any real-time system. This book is generally intended for readers interested in Systems-on-Chips with real-time applications.   It is especially well-suited for readers looking to use SDRAM memories in systems with hard or firm real-time requirements. There is a strong focus on real-time concepts, such as predictability and composability, as well as a brief discussion about memory controller architectures for high-performance computing. Readers will learn step-by-step how to go from an unpredictable SDRAM memory, offering highly variable bandwidth and latency, to a predictable and composable shared memory, providing guaranteed bandwidth and latency to isolated applications. This journey covers concepts for making memories and arbiters behave in a predictable and composable manner, as well as architecture descriptions of hardware blocks that implement the concepts. Provides an overview of trends in embedded system design that make design of real-time SoCs difficult, error-prone, and expensive; Introduces the concept of predictability, which is required for formal verification of real-time systems; Introduces the concept of composability, which is a divide and conquer technique that enables performance verification per application, instead of monolithic verification for all applications together; Describes a novel approach to composability, which applies to any predictable shared resource, thus widely extending the scope of composable platforms. This is the first approachthat can efficiently support SDRAM, which is an essential system component; Provides an overview of the SDRAM architecture at a level that is relevant for system designers, not memory designers, and explains why SDRAM architectures are difficult to use in real-time systems; Describes concepts, architectures, implementation and worst-case performance analysis of predictable SDRAM accesses, as well as predictable and composable memory arbitration, which can be applied to all memory types. 
650 |a Systèmes embarqués (informatique) 
650 |a Ordinateurs  |x Mémoires à accès sélectif 
700 1 |a Goossens, Kees.  |4 aut 
776 0 |t Memory Controllers for Real-Time Embedded Systems  |b Texte imprimé  |z 9781461430094 
776 0 |t Memory Controllers for Real-Time Embedded Systems  |b Texte imprimé  |z 9781441982063 
776 0 |t Memory Controllers for Real-Time Embedded Systems  |b Texte imprimé  |z 9781441982087 
856 4 |q PDF  |u https://doi.org/10.1007/978-1-4419-8207-0  |z Accès sur la plateforme de l'éditeur 
856 4 |u https://revue-sommaire.istex.fr/ark:/67375/8Q1-7MNP46KB-8  |z Accès sur la plateforme Istex 
856 4 |5 452349901:750613661  |u https://ezproxy.univ-orleans.fr/login?url=https://doi.org/10.1007/978-1-4419-8207-0  |z Accès Université d'Orléans 
856 4 |5 180339901:753972506  |u https://ezproxy.insa-cvl.fr/login?qurl=https://doi.org/10.1007/978-1-4419-8207-0  |z Accès INSA CVL 
997 |0 973348  |1 Livre numérique  |a Ressource numérique  |b INSA  |b ENSA  |c 0/Bibliothèque numérique/  |c 1/Bibliothèque numérique/Autre ressource numérique/