Higher-level hardware synthesis
In the mid 1960s, when a single chip contained an average of 50 transistors, Gordon Moore observed that integrated circuits were doubling in complexity every year. In an in?uential article published by Electronics Magazine in 1965, Moore predicted that this trend would continue for the next 10 years...
Uloženo v:
| Hlavní autor: | |
|---|---|
| Médium: | Livre numérique |
| Jazyk: | Anglais |
| Vydáno: |
Berlin [etc.] :
Springer
[20..].
Cham : Springer Nature |
| Edice: | Lecture notes in computer science
2963 |
| Témata: | |
| On-line přístup: | Accès sur la plateforme de l'éditeur Accès sur la plateforme Istex Accès Université d'Orléans Accès INSA CVL |
| Poznámka: |
Archives Springer e-books (Licence nationale) Archives Springer e-books (Licence nationale) |
| Autres localisations: | Voir dans le Sudoc |
| Edition sous un autre format: | • Higher-level hardware synthesis, Richard Sharp, Berlin, Springer, 2004, 1 vol. (XVI-195 p.), Lecture notes in computer science, 3-540-21306-6 • Higher-Level Hardware Synthesis, Texte imprimé, 9783662197103 |
| LEADER | 04238nam a22004217a 4500 | ||
|---|---|---|---|
| 001 | 971269 | ||
| 008 | 110927q2000 xxe ||| |||| 00| 0 eng d | ||
| 009 | PPN155204327 | ||
| 020 | |a 9783540246572 (PDF) | ||
| 041 | 0 | |a eng | |
| 082 | |a 004 | ||
| 082 | |a 621.392 | ||
| 100 | 1 | |a Sharp, Richard, |d 1978-...., |c chercheur en informatique. | |
| 245 | 1 | 0 | |a Higher-level hardware synthesis |c Richard Sharp. |
| 260 | |a Berlin [etc.] : |b Springer. | ||
| 260 | |a Cham : |b Springer Nature, |c [20..]. | ||
| 490 | 0 | |a Lecture notes in computer science |v 2963 |x 1611-3349 | |
| 500 | |a Archives Springer e-books (Licence nationale) | ||
| 500 | |a Archives Springer e-books (Licence nationale) | ||
| 505 | 0 | |a 1. Introduction -- 1. Introduction -- 2. Related Work -- 3. The SAFL Language -- 4. Soft Scheduling -- 5. High-Level Synthesis of SAFL -- 6. Analysis and Optimisation of Intermediate Code -- 7. Dealing with I/O -- 8. Combining Behaviour and Structure -- 9. Transformation of SAFL Specifications -- 10. Case Study -- 11. Conclusions and Further Work. | |
| 506 | |a Accès en ligne pour les établissements français bénéficiaires des licences nationales | ||
| 506 | |a Accès soumis à abonnement pour tout autre établissement | ||
| 506 | |a Conditions particulières de réutilisation pour les bénéficiaires des licences nationales. https://www.licencesnationales.fr/springer-nature-ebooks-contrat-licence-ln-2017 | ||
| 520 | |a In the mid 1960s, when a single chip contained an average of 50 transistors, Gordon Moore observed that integrated circuits were doubling in complexity every year. In an in?uential article published by Electronics Magazine in 1965, Moore predicted that this trend would continue for the next 10 years. Despite being criticized for its unrealistic optimism, Moore s prediction has remained valid for far longer than even he imagined: today, chips built using state-- the-art techniques typically contain several million transistors. The advances in fabrication technology that have supported Moore s law for four decades have fuelled the computer revolution. However,this exponential increase in transistor density poses new design challenges to engineers and computer scientists alike. New techniques for managing complexity must be developed if circuits are to take full advantage of the vast numbers of transistors available. In this monograph we investigate both (i) the design of high-level languages for hardware description, and (ii) techniques involved in translating these hi- level languages to silicon. We propose SAFL, a ?rst-order functional language designedspeci?callyforbehavioralhardwaredescription,anddescribetheimp- mentation of its associated silicon compiler. We show that the high-level pr- erties of SAFL allow one to exploit program analyses and optimizations that are not employed in existing synthesis systems. Furthermore, since SAFL fully abstracts the low-leveldetails of the implementation technology, we show how it can be compiled to a range of di?erent design styles including fully synchronous design and globally asynchronous locally synchronous (GALS) circuits. | ||
| 650 | |a Génie logiciel | ||
| 650 | |a Informatique | ||
| 650 | |a Langages de programmation | ||
| 650 | |a Langages de description de matériel informatique | ||
| 650 | |a Ordinateurs | ||
| 650 | |a Microprocesseurs | ||
| 650 | |a Compilateurs de silicium | ||
| 776 | 0 | |0 078960738 |t Higher-level hardware synthesis |f Richard Sharp |c Berlin |n Springer |d 2004 |p 1 vol. (XVI-195 p.) |s Lecture notes in computer science |z 3-540-21306-6 | |
| 776 | 0 | |t Higher-Level Hardware Synthesis |b Texte imprimé |z 9783662197103 | |
| 856 | 4 | |q PDF |u https://doi.org/10.1007/b95732 |z Accès sur la plateforme de l'éditeur | |
| 856 | 4 | |u https://revue-sommaire.istex.fr/ark:/67375/8Q1-9D4L5CT5-K |z Accès sur la plateforme Istex | |
| 856 | 4 | |5 452349901:750654406 |u https://ezproxy.univ-orleans.fr/login?url=https://doi.org/10.1007/b95732 |z Accès Université d'Orléans | |
| 856 | 4 | |5 180339901:75400449X |u https://ezproxy.insa-cvl.fr/login?qurl=https://doi.org/10.1007/b95732 |z Accès INSA CVL | |
| 997 | |0 971269 |1 Livre numérique |a Ressource numérique |b INSA |b ENSA |c 0/Bibliothèque numérique/ |c 1/Bibliothèque numérique/Autre ressource numérique/ | ||