Principles of VLSI RTL Design : A Practical Guide

In the process of integrated circuit design, front-end activities start with a register transfer level (RTL) description, of the functionality desired from the IC. During subsequent steps in the design flow, issues may arise related to testability, data synchronization across clock domains, synthesi...

Fuld beskrivelse

Enregistré dans:
Bibliografiske detaljer
Auteurs principaux: Churiwala, Sanjay, Garg, Sapan (Auteur)
Format: Livre numérique
Sprog:Anglais
Udgivet: New York, NY : Springer New York 2011.
Cham : Springer Nature
Online adgang:Accès sur la plateforme de l'éditeur
Accès sur la plateforme Istex
Accès Université d'Orléans
Accès INSA CVL
Kommentar: Archives Springer e-books (Licence nationale)
Archives Springer e-books (Licence nationale)
Autres localisations: Voir dans le Sudoc
Edition sous un autre format:• Principles of VLSI RTL Design, Texte imprimé, 9781441992956
• Principles of VLSI RTL Design, Texte imprimé, 9781441992970
• Principles of VLSI RTL Design, Texte imprimé, 9781489995452
LEADER 03775nam a22003377a 4500
001 968836
008 110722s2011 xx ||| |||| 00| 0 eng d
009 PPN153867566
020 |a 9781441992963 
020 |a 9781441992963 
041 0 |a eng 
082 |a 621.3815 
100 1 |a Churiwala, Sanjay. 
245 1 0 |a Principles of VLSI RTL Design :  |b A Practical Guide   |c by Sanjay Churiwala, Sapan Garg. 
260 |a New York, NY :  |b Springer New York. 
260 |a Cham :  |b Springer Nature,  |c 2011. 
500 |a Archives Springer e-books (Licence nationale) 
500 |a Archives Springer e-books (Licence nationale) 
506 |a Accès en ligne pour les établissements français bénéficiaires des licences nationales 
506 |a Accès soumis à abonnement pour tout autre établissement 
506 |a Conditions particulières de réutilisation pour les bénéficiaires des licences nationales. chttps://www.licencesnationales.fr/springer-nature-ebooks-contrat-licence-ln-2017 
520 |a In the process of integrated circuit design, front-end activities start with a register transfer level (RTL) description, of the functionality desired from the IC. During subsequent steps in the design flow, issues may arise related to testability, data synchronization across clock domains, synthesizability, power consumption, routability, etc. which are a function of the way the RTL was originally written. As a result, RTL designers need to take care of many aspects which can have impact on later steps in the design process. Since RTL design is less about being a bright engineer, and more about knowing the downstream implications of your work, this book explains those various aspects, their significance, what caution needs to be taken during RTL design and why. Readers will benefit from a highly practical approach to the fundamentals of uncertainties around functionality, clock domain crossing and clock synchronization, design for test and testability, power consumption, static timing analysis, timing exception handling, and routing congestion. Hopefully, this book will find its place in the hearts and minds of anyone who generates RTL code. This includes RTL designers as well as those writing tools that generate RTL. Relatively new RTL designers will find this book to be a single-source of interesting, rich and useful knowledge. Experienced RTL designers will be able to appreciate and cement some already known concepts, given the focus on practical situations encountered in real designs. * Provides a highly accessible, single-source reference to all key topics essential to an RTL designer; * Describes in detail specific actions/cautions that designer needs to consider in design to avoid problems in downstream implementation; * Covers content based on practical experience with numerous real designs from large semiconductor design companies. . 
700 1 |a Garg, Sapan.  |4 aut 
776 0 |t Principles of VLSI RTL Design  |b Texte imprimé  |z 9781441992956 
776 0 |t Principles of VLSI RTL Design  |b Texte imprimé  |z 9781441992970 
776 0 |t Principles of VLSI RTL Design  |b Texte imprimé  |z 9781489995452 
856 4 |q PDF  |u https://doi.org/10.1007/978-1-4419-9296-3  |z Accès sur la plateforme de l'éditeur 
856 4 |u https://revue-sommaire.istex.fr/ark:/67375/8Q1-ZTLHKN3L-5  |z Accès sur la plateforme Istex 
856 4 |5 452349901:750615974  |u https://ezproxy.univ-orleans.fr/login?url=https://doi.org/10.1007/978-1-4419-9296-3  |z Accès Université d'Orléans 
856 4 |5 180339901:753974479  |u https://ezproxy.insa-cvl.fr/login?qurl=https://doi.org/10.1007/978-1-4419-9296-3  |z Accès INSA CVL 
997 |0 968836  |1 Livre numérique  |a Ressource numérique  |b INSA  |b ENSA  |c 0/Bibliothèque numérique/  |c 1/Bibliothèque numérique/Autre ressource numérique/