High-Level Verification : Methods and Tools for Verification of System-Level Designs
This book looks at the problem of design verification with a view towards speeding up the process of verification by developing methods that apply to levels of abstraction above RTL or synchronous logic descriptions. Typically such descriptions capture design functionality at the system level, hence...
Kaydedildi:
| Asıl Yazarlar: | Kundu, Sudipta, Lerner, Sorin (Yazar), Gupta, Rajesh K. (Yazar) |
|---|---|
| Materyal Türü: | Livre numérique |
| Dil: | Anglais |
| Baskı/Yayın Bilgisi: |
New York, NY :
Springer New York
2011.
Cham : Springer Nature |
| Online Erişim: | Accès sur la plateforme de l'éditeur Accès sur la plateforme Istex Accès Université d'Orléans Accès INSA CVL |
| Not: |
Archives Springer e-books (Licence nationale) Archives Springer e-books (Licence nationale) |
| Autres localisations: | Voir dans le Sudoc |
| Edition sous un autre format: | • High-Level Verification, Texte imprimé, 9781441993588 • High-Level Verification, Texte imprimé, 9781441993601 • High-Level Verification, Texte imprimé, 9781493901012 |
Benzer Materyaller
-
SPARK: A Parallelizing Approach to the High-Level Synthesis of Digital Circuits
(Livre numérique)
Gupta, Sumit, ve diğerleri -
Design and Verification of Microprocessor Systems for High-Assurance Applications
(Livre numérique)
Hardin, David S.
Springer US, 2010 -
High-Level and Low-Level Awareness.
(Article de revue numérique)
Journal of Visualized Experiments (JoVE), 2024 -
High Level Synthesis : Introduction to Chip and System Design
(Livre numérique)
Gajski, Daniel D., ve diğerleri -
La vérification
(Livre papier)
Granger, Gilles-Gaston, 1920-2016
Éditions Odile Jacob, 1991

