Nanoscale memory repair
Yield and reliability of memories have degraded with device and voltage scaling in the nano-scale era, due to ever-increasing hard/soft errors and device parameter variations. As a result, repair techniques have been indispensable for nano-scale memories. Without these techniques, even modern MPUs/...
Guardat en:
| Autors principals: | , |
|---|---|
| Format: | Livre numérique |
| Idioma: | Anglais |
| Publicat: |
New York, NY :
Springer New York
2011.
Cham : Springer Nature |
| Col·lecció: | Integrated Circuits and Systems
|
| Accés en línia: | Accès sur la plateforme de l'éditeur Accès sur la plateforme Istex Accès Université d'Orléans Accès INSA CVL |
| Nota: |
Archives Springer e-books (Licence nationale) Archives Springer e-books (Licence nationale) |
| Autres localisations: | Voir dans le Sudoc |
| Edition sous un autre format: | • Nanoscale Memory Repair, Texte imprimé, 9781441979575 • Nanoscale Memory Repair, Texte imprimé, 9781461427940 • Nanoscale Memory Repair, Texte imprimé, 9781441979599 |
| LEADER | 04034nam a22003617a 4500 | ||
|---|---|---|---|
| 001 | 968231 | ||
| 008 | 110208s2011 xx ||| |||| 00| 0 eng d | ||
| 009 | PPN149907389 | ||
| 020 | |a 9781441979582 | ||
| 020 | |a 9781441979582 | ||
| 041 | 0 | |a eng | |
| 082 | |a 621.3815 | ||
| 100 | 1 | |a Horiguchi, Masashi. | |
| 245 | 1 | 0 | |a Nanoscale memory repair |c by Masashi Horiguchi, Kiyoo Itoh. |
| 260 | |a New York, NY : |b Springer New York. | ||
| 260 | |a Cham : |b Springer Nature, |c 2011. | ||
| 490 | 0 | |a Integrated Circuits and Systems |x 1558-9420 | |
| 500 | |a Archives Springer e-books (Licence nationale) | ||
| 500 | |a Archives Springer e-books (Licence nationale) | ||
| 505 | 0 | |a An Introduction to Repair Techniques: Basics of Redundancy -- Basics of Error Checking and Correction -- Comparison between Redundancy and ECC -- Repairs of Logic Circuits -- Redundancy: Models of Fault Distribution -- Yield Improvement through Redundancy -- Replacement Schemes -- Intra-Subarray Replacement -- Inter-Subarray Replacement -- Subarray Replacement -- Devices for Storing Addresses -- Testing for Redundancy -- Error Checking and Correction: Linear Algebra and Linear Codes -- Galois Field -- Error-Correcting Codes -- Coding and Decoding Circuits -- Theoretical Reduction in Soft-Error and Hard-Error Rates -- Application of ECC -- Testing for ECC -- Synergistic Effect of Redundancy and ECC: Repair of Bit Faults using Synergistic Effect -- Application of Synergistic Effect. | |
| 506 | |a Accès en ligne pour les établissements français bénéficiaires des licences nationales | ||
| 506 | |a Accès soumis à abonnement pour tout autre établissement | ||
| 506 | |a Conditions particulières de réutilisation pour les bénéficiaires des licences nationales. chttps://www.licencesnationales.fr/springer-nature-ebooks-contrat-licence-ln-2017 | ||
| 520 | |a Yield and reliability of memories have degraded with device and voltage scaling in the nano-scale era, due to ever-increasing hard/soft errors and device parameter variations. As a result, repair techniques have been indispensable for nano-scale memories. Without these techniques, even modern MPUs/ SoCs, in which memories have dominated the area and performance, could not have been designed successfully. This book systematically describes these yield and reliability issues in terms of mathematics and engineering, as well as an array of repair techniques, based on the authors long careers in developing memories and low-voltage CMOS circuits. Nanoscale Memory Repair gives a detailed explanation of the various yield models and calculations, as well as various, practical logic and circuits that are critical for higher yield and reliability. Presents the first comprehensive reference to reliability and repair techniques for nano-scale memories; Covers both the mathematical foundations and engineering applications of yield and reliability in nano-scale memories; Includes a variety of practical circuits and logic, critical for higher yield and reliability, which have been proven successful during the authors extensive experience in developing memories and low-voltage CMOS circuits. . | ||
| 700 | 1 | |a Itoh, Kiyoo. |4 aut | |
| 776 | 0 | |t Nanoscale Memory Repair |b Texte imprimé |z 9781441979575 | |
| 776 | 0 | |t Nanoscale Memory Repair |b Texte imprimé |z 9781461427940 | |
| 776 | 0 | |t Nanoscale Memory Repair |b Texte imprimé |z 9781441979599 | |
| 856 | 4 | |q PDF |u https://doi.org/10.1007/978-1-4419-7958-2 |z Accès sur la plateforme de l'éditeur | |
| 856 | 4 | |u https://revue-sommaire.istex.fr/ark:/67375/8Q1-CXH1RDHG-S |z Accès sur la plateforme Istex | |
| 856 | 4 | |5 452349901:750622911 |u https://ezproxy.univ-orleans.fr/login?url=https://dx.doi.org/10.1007/978-1-4419-7958-2 |z Accès Université d'Orléans | |
| 856 | 4 | |5 180339901:75398055X |u https://ezproxy.insa-cvl.fr/login?qurl=https://dx.doi.org/10.1007/978-1-4419-7958-2 |z Accès INSA CVL | |
| 997 | |0 968231 |1 Livre numérique |a Ressource numérique |b INSA |b ENSA |c 0/Bibliothèque numérique/ |c 1/Bibliothèque numérique/Autre ressource numérique/ | ||