Advanced ASIC Chip Synthesis : :: SCD d'Orléans

Advanced ASIC Chip Synthesis : Using Synopsys® Design Compiler and PrimeTime®

Advanced ASIC Chip Synthesis : Using Synopsys® Design Compiler and PrimeTime®

Spremljeno u:

Bibliografski detalji
Glavni autor:	Bhathagar, Himanshu
Format:	Livre numérique
Jezik:	Anglais
Izdano:	Cham : Springer International Publishing [20..]. Cham : Springer Nature
Online pristup:	Accès sur la plateforme de l'éditeur Accès sur la plateforme Istex Accès Université d'Orléans Accès INSA CVL
Bilješka:	Archives Springer e-books (Licence nationale) Archives Springer e-books (Licence nationale)
Autres localisations:	Voir dans le Sudoc
Edition sous un autre format:	• Advanced ASIC Chip Synthesis, Using Synopsys® Design Compiler and PrimeTime®

Similar Items

Advanced ASIC Chip Synthesis Using Synopsys® Design Compiler Physical Compiler and PrimeTime®
od: Bhatnagar, Himanshu

An ASIC Low Power Primer : Analysis, Techniques and Specification
od: Chadha, Rakesh, i dr.
Izdano: (2013)

Quick-Turnaround ASIC Design in VHDL : Core-Based Behavioral Synthesis

High Level Synthesis of ASICs under Timing and Synchronization Constraints
od: Ku, David C., i dr.

Closing the Gap Between ASIC & Custom : Tools and Techniques for High-Performance ASIC Design
od: Chinnery, David, i dr.

Advanced Flip Chip Packaging

ASIC System Design with VHDL: A Paradigm
od: Leung, Steven S., i dr.

Introduction to Advanced System-on-Chip Test Design and Optimization
od: Larsson, Erik

Logic Synthesis Using Synopsys®
od: Kurup, Pran, 19..-, i dr.

Logic Synthesis Using Synopsys®
od: Kurup, Pran, 19..-, i dr.

On-chip instrumentation : design and debug for systems on chip
od: Stollon, Neal, 1957-
Izdano: (2011)

Closing the Power Gap Between ASIC & Custom : Tools and Techniques for Low Power Design
od: Chinnery, David, i dr.
Izdano: (2007)

Quantifying and exploring the gap between FPGAs and ASICs
od: Kuon, Ian, i dr.
Izdano: (2010)

Substrate Noise Coupling in Mixed-Signal ASICs

VLSI Memory Chip Design
od: Itoh, Kiyoo

Design of Systems on a Chip : Design and Test

Vision chips
od: Moini, Alireza

Chip Technology
od: Hoheisel, Jörg, 19..-, i dr.
Izdano: (2003)

Network-on-Chip
Izdano: (2022)

Network-on-Chip
od: Kundu, Santanu, i dr.
Izdano: (2025)

Organs-on-chips
od: Tung, Yi-Chung, i dr.
Izdano: (2021)

Multiprocessor systems on chip : design space exploration
od: Kempf, Torsten, 19..-, i dr.
Izdano: (2011)

Histoire de « Chip »
od: Fiumanò, Marisa
Izdano: (2003)

Multiprocessor System-on-Chip : Hardware Design and Tool Integration

Network-on-Chip Architectures : A Holistic Design Exploration
od: Nicopoulos, Chrysostomos
Izdano: (2010)

Le nul et la chipie : un roman
od: Barcelo, François
Izdano: (2019)

System-on-Chip for Real-Time Applications

On-chip High-Voltage Generator Design
od: Tanzawa, Toru
Izdano: (2013)

Advanced synthesis & catalysis.
Izdano: (2001)

Advanced Asymmetric Synthesis

Advanced Synthesis & Catalysis.

Reconfigurable Networks-on-Chip
od: Chen, Sao-Jie, i dr.
Izdano: (2012)

Lab on a chip.
Izdano: (2001)

Chip veut un chien
od: Wegman, William, 1943-
Izdano: (2005)

Ulûpi, princesse chipie
od: Moncomble, Gérard, 1951-
Izdano: (2005)

BioChip Journal.

Organs-on-a-Chip.

Chips 2020 : A Guide to the Future of Nanoelectronics
od: Hoefflinger, Bernd
Izdano: (2012)

Constraining Designs for Synthesis and Timing Analysis : A Practical Guide to Synopsys Design Constraints (SDC)
od: Gangadharan, Sridhar, i dr.
Izdano: (2013)

© 2021-2023 • Université d'Orléans, Service Commun de Documentation, 6 rue de Tours, 45072 Orléans cedex 2
+33(0) 2 38 41 71 84 • https://scd.univ-orleans.fr • Mentions légales