VLSI Specification, Verification and Synthesis :: SCD d'Orléans

VLSI Specification, Verification and Synthesis

VLSI Specification, Verification and Synthesis

Bewaard in:

Bibliografische gegevens
Andere auteurs:	Birtwistle, Graham, 19..-...., informaticien (Medewerker), Subrahmanyam, P. A. (Medewerker)
Formaat:	Livre numérique
Taal:	Anglais
Gepubliceerd in:	Cham : Springer International Publishing [20..]. Cham : Springer Nature
Online toegang:	Accès sur la plateforme de l'éditeur Accès sur la plateforme Istex Accès Université d'Orléans Accès INSA CVL
Opmerking:	Archives Springer e-books (Licence nationale) Archives Springer e-books (Licence nationale)
Autres localisations:	Voir dans le Sudoc
Edition sous un autre format:	• VLSI Specification, Verification and Synthesis, 978-1-4612-9197-8

Gelijkaardige items

Digital Timing Macromodeling for VLSI Design Verification
door: Kong, Jeong-Taek, et al.

Compiler specification and verification
door: Polak, Wolfgang, 1950-

Hardware specification, verification, and synthesis : mathematical aspects : Mathematical Sciences Institute workshop, Cornell University Ithaca, New York, USA, July 5-7, 1989 : proceedings

Communication Protocol Specification and Verification
door: Lai, Richard, et al.

High-Level VLSI Synthesis

Logic Synthesis and Verification

Logic Minimization Algorithms for VLSI Synthesis
door: Brayton, Robert King, 1933-, et al.

Algorithms and Techniques for VLSI Layout Synthesis
door: Hill, Dwight, et al.

VLSI Synthesis of DSP Kernels : Algorithmic and Architectural Transformations
door: Mehendale, Manesh, et al.

Optimal VLSI Architectural Synthesis : Area, Performance and Testability
door: Gebotys, Catherine H., et al.

Logic Synthesis and Verification Algorithms
door: Hachtel, Gary D., 19..-, et al.

Logic Synthesis and Verification Algorithms
door: Hachtel, Gary D., 19..-, et al.

Specification and compositional verification of real-time systems
door: Hooman, Jozef, 19..-

Modular specification and verification of object-oriented programs
door: Müller, Peter, 1961-...., informaticien

Specification and verification of object-oriented software components
door: Roth, Andreas
Gepubliceerd in: (2021)

Logic Synthesis for Low Power VLSI Designs
door: Iman, Sasan, et al.

VLSI
Gepubliceerd in: (2021)

Geometric Product Specification and Verification: Integration of Functionality : Selected Conference Papers of the 7

VLSI Design
Gepubliceerd in: (2021)

VLSI Design
Gepubliceerd in: (2026)

VLSI : circuits for emerging applications
door: Wojcicki, Tomasz
Gepubliceerd in: (2015)

Aide à la vérification de programmes concurrents par transformation de code et de spécifications
door: Blanchard, Allan, 1990-
Gepubliceerd in: (2016)

VLSI Technology : Fundamentals and Applications

Microarchitecture of VLSI Computers

On-Line Testing for VLSI

VLSI Systems and Computations

On Optimal Interconnections for VLSI
door: Kahng, Andrew B., et al.

VLSI for Wireless Communication
door: Leung, Bosco
Gepubliceerd in: (2011)

Dry Etching for VLSI
door: Roosmalen, A. J. van, et al.

VLSI for Artificial Intelligence

An Introduction to CAD for VLSI
door: Trimberger, Stephen M.

Interconnects in VLSI Design

VLSI Planarization : Methods, Models, Implementation
door: Feinberg, V., et al.

VLSI engineering : beyond software engineering
door: Kunii, Toshiyasu, 1938-

Conception des systèmes VLSI
Gepubliceerd in: (2018)

Integration, the VLSI Journal.

La vérification
door: Granger, Gilles-Gaston, 1920-2016
Gepubliceerd in: (1991)

La Vérification
door: Granger, Gilles-Gaston, 1920-2016
Gepubliceerd in: (2022)

VLSI Design for Video Coding : H.264/AVC Encoding from Standard Specification to Chip
door: Lin, Youn-Long Steve, 19..-, et al.
Gepubliceerd in: (2010)

Design of VLSI Circuits : Based on VENUS
door: Hörbst, Egon, 1941-, et al.

© 2021-2023 • Université d'Orléans, Service Commun de Documentation, 6 rue de Tours, 45072 Orléans cedex 2
+33(0) 2 38 41 71 84 • https://scd.univ-orleans.fr • Mentions légales