Multi-Level Simulation for VLSI Design :: SCD d'Orléans

Multi-Level Simulation for VLSI Design

Multi-Level Simulation for VLSI Design

Guardat en:

Dades bibliogràfiques
Autors principals:	Hill, Dwight D., Coelho, David R. (Autor)
Format:	Livre numérique
Idioma:	Anglais
Publicat:	Cham : Springer International Publishing [20..]. Cham : Springer Nature
Accés en línia:	Accès sur la plateforme de l'éditeur Accès sur la plateforme Istex Accès Université d'Orléans Accès INSA CVL
Nota:	Archives Springer e-books (Licence nationale) Archives Springer e-books (Licence nationale)
Autres localisations:	Voir dans le Sudoc
Edition sous un autre format:	• Multi-Level Simulation for VLSI Design, 978-1-4612-9401-6

Ítems similars

Switch-Level Timing Simulation of MOS VLSI Circuits
per: Rao, Vasant B., et al.

High-Level VLSI Synthesis

VLSI Design
Publicat: (2021)

VLSI Design
Publicat: (2026)

VLSI Design : An Internation Journal of Custom-Chip Design, Simulation, and Testing.

Interconnects in VLSI Design

Simulated Annealing for VLSI Design
per: Wong, D. F., et al.

Design of VLSI Circuits : Based on VENUS
per: Hörbst, Egon, 1941-, et al.

VLSI Design : A Practical Guide for FPGA and ASIC Implementations
per: Chandrasetty, Vikram Arkalgud
Publicat: (2011)

VLSI Memory Chip Design
per: Itoh, Kiyoo

Reuse Techniques for VLSI Design

Circuit Design for CMOS VLSI
per: Uyemura, John P.

VLSI Design of Neural Networks

Trace theory and VLSI design
per: Van de Snepscheut, Jan L. A., 1953-1994

The Bounding Approach to VLSI Circuit Simulation
per: Zukowski, Charles A.

Relaxation Techniques for the Simulation of VLSI Circuits
per: White, Jacob K., et al.

Analog Design for CMOS VLSI Systems
per: Maloberti, Franco, 19..-...., professeur d'électronique

VLSI-design of non-volatile memories
per: Campardo, Giovanni, 1958-, et al.

Algorithms and Techniques for VLSI Layout Synthesis
per: Hill, Dwight, et al.

Digital Timing Macromodeling for VLSI Design Verification
per: Kong, Jeong-Taek, et al.

Algorithms for VLSI Physical Design Automation
per: Sherwani, Naveed A.

Computer Design Aids for VLSI Circuits

Minimizing and Exploiting Leakage in VLSI Design
per: Jayakumar, Nikhil, et al.
Publicat: (2010)

Algorithms for VLSI Physical Design Automation
per: Sherwani, Naveed A.

Introduction to Analog VLSI Design Automation

VLSI Design for Manufacturing: Yield Enhancement
per: Director, Stephen W, 1943-, et al.

MOSFET Models for VLSI Circuit Simulation : Theory and Practice
per: Arora, Narain, 1943-

Principles of VLSI RTL Design : A Practical Guide
per: Churiwala, Sanjay, et al.
Publicat: (2011)

Process and Device Simulation for MOS-VLSI Circuits

Multi-level Governance
Publicat: (2021)

Intellectual Property Protection in VLSI Designs : Theory and Practice
per: Qu, Gang, et al.

Low-Power Digital VLSI Design : Circuits and Systems
per: Bellaouar, Abdellatif, et al.

Mixed Signal VLSI Wireless Design : Circuits and Systems
per: Farag, Emad N., et al.

Asynchronous Circuit Design for VLSI Signal Processing

Morphological Image Processing: Architecture and VLSI design
per: Jonker, Petrus Paulus

Logic Synthesis for Low Power VLSI Designs
per: Iman, Sasan, et al.

Practical Low Power Digital VLSI Design
per: Yeap, Gary

High-Performance Digital VLSI Circuit Design
per: Gu, Richard X., et al.

Practical Problems in VLSI Physical Design Automation
per: Lim, Sung Kyu

On and off-chip Crosstalk avoidance in VLSI Design
per: Duan, Chunjie, et al.
Publicat: (2010)

© 2021-2023 • Université d'Orléans, Service Commun de Documentation, 6 rue de Tours, 45072 Orléans cedex 2
+33(0) 2 38 41 71 84 • https://scd.univ-orleans.fr • Mentions légales