Low-Power Digital VLSI Design : :: SCD d'Orléans

Low-Power Digital VLSI Design : Circuits and Systems

Low-Power Digital VLSI Design : Circuits and Systems

Gorde:

Xehetasun bibliografikoak
Egile Nagusiak:	Bellaouar, Abdellatif, Elmasry, Mohamed I., 1943- (Egilea)
Formatua:	Livre numérique
Hizkuntza:	Anglais
Argitaratua:	Cham : Springer International Publishing [20..]. Cham : Springer Nature
Sarrera elektronikoa:	Accès sur la plateforme de l'éditeur Accès sur la plateforme Istex Accès Université d'Orléans Accès INSA CVL
Oharra:	Archives Springer e-books (Licence nationale) Archives Springer e-books (Licence nationale)
Autres localisations:	Voir dans le Sudoc
Edition sous un autre format:	• Low-Power Digital VLSI Design, Circuits and Systems

Antzeko izenburuak

High-Performance Digital VLSI Circuit Design
nork: Gu, Richard X., et al.

Practical Low Power Digital VLSI Design
nork: Yeap, Gary

Mixed Signal VLSI Wireless Design : Circuits and Systems
nork: Farag, Emad N., et al.

Digital BiCMOS Integrated Circuit Design
nork: Embabi, Sherif H. K., et al.

Logic Synthesis for Low Power VLSI Designs
nork: Iman, Sasan, et al.

Advanced Low-Power Digital Circuit Techniques
nork: Elrabaa, Muhammad S., et al.

Optimal VLSI Architectural Synthesis : Area, Performance and Testability
nork: Gebotys, Catherine H., et al.

Design of VLSI Circuits : Based on VENUS
nork: Hörbst, Egon, 1941-, et al.

Circuit Design for CMOS VLSI
nork: Uyemura, John P.

Digital VLSI Systems Design : A Design Manual for Implementation of Projects on FPGAs and ASICs Using Verilog
nork: Ramachandran, S.

Low Power Digital CMOS Design
nork: Chandrakasan, Anantha P., 19..-, et al.

VLSI Design
Argitaratua: (2021)

VLSI Design
Argitaratua: (2026)

Digital Timing Macromodeling for VLSI Design Verification
nork: Kong, Jeong-Taek, et al.

Power-constrained Testing of VLSI Circuits
nork: Nicolici, Nicola, 19..-, et al.

Digital VLSI Design with Verilog : A Textbook from Silicon Valley Technical Institute
nork: Williams, John
Argitaratua: (2008)

Computer Design Aids for VLSI Circuits

Multi-Threshold CMOS Digital Circuits : Managing Leakage Power
nork: Anis, Mohab, et al.

VLSI Design Methodologies for Digital Signal Processing Architectures

Interconnects in VLSI Design

Asynchronous Circuit Design for VLSI Signal Processing

Analog Design Issues in Digital VLSI Circuits and Systems : A Special Issue of Analog Integrated Circuits and Signal Processing, An International Journal Volume 14, Nos. 1/2 (1997)

Analog Design for CMOS VLSI Systems
nork: Maloberti, Franco, 19..-...., professeur d'électronique

VLSI Design : A Practical Guide for FPGA and ASIC Implementations
nork: Chandrasetty, Vikram Arkalgud
Argitaratua: (2011)

VLSI Memory Chip Design
nork: Itoh, Kiyoo

Reuse Techniques for VLSI Design

VLSI Design of Neural Networks

Trace theory and VLSI design
nork: Van de Snepscheut, Jan L. A., 1953-1994

Simulated Annealing for VLSI Design
nork: Wong, D. F., et al.

VLSI Design for Manufacturing: Yield Enhancement
nork: Director, Stephen W, 1943-, et al.

VLSI : circuits for emerging applications
nork: Wojcicki, Tomasz
Argitaratua: (2015)

Analysis and design of resilient VLSI circuits : mitigating soft errors and process variations
nork: Garg, Rajesh, et al.
Argitaratua: (2010)

Low Power Design Methodologies

Low Power Design Essentials
nork: Rabaey, Jan M.
Argitaratua: (2009)

Conception des circuits VLSI : du composant au système
nork: Anceau, François, 1940-2020, informaticien, et al.
Argitaratua: (2007)

Essentials of Electronic Testing for Digital, Memory and Mixed-Signal VLSI Circuits
nork: Bushnell, Michael Lee, 1950-, et al.

Harnessing VLSI system design with EDA tools
nork: Kamat, Rajanish K., et al.
Argitaratua: (2012)

Statistical Modeling for Computer-Aided Design of MOS VLSI Circuits
nork: Michael, Christopher, et al.

Algorithms for VLSI Physical Design Automation
nork: Sherwani, Naveed A.

Minimizing and Exploiting Leakage in VLSI Design
nork: Jayakumar, Nikhil, et al.
Argitaratua: (2010)

© 2021-2023 • Université d'Orléans, Service Commun de Documentation, 6 rue de Tours, 45072 Orléans cedex 2
+33(0) 2 38 41 71 84 • https://scd.univ-orleans.fr • Mentions légales