Digital Timing Macromodeling for VLSI Design Verification :: SCD d'Orléans

Digital Timing Macromodeling for VLSI Design Verification

Digital Timing Macromodeling for VLSI Design Verification

Zapisane w:

Opis bibliograficzny
Główni autorzy:	Kong, Jeong-Taek, Overhauser, David (Autor)
Format:	Livre numérique
Język:	Anglais
Wydane:	Cham : Springer International Publishing [20..]. Cham : Springer Nature
Dostęp online:	Accès sur la plateforme de l'éditeur Accès sur la plateforme Istex Accès Université d'Orléans Accès INSA CVL
Komentarz:	Archives Springer e-books (Licence nationale) Archives Springer e-books (Licence nationale)
Autres localisations:	Voir dans le Sudoc
Edition sous un autre format:	• Digital Timing Macromodeling for VLSI Design Verification, 978-1-4613-5982-1

Podobne zapisy

Switch-Level Timing Simulation of MOS VLSI Circuits
od: Rao, Vasant B., i wsp.

VLSI Specification, Verification and Synthesis

VLSI Physical Design: From Graph Partitioning to Timing Closure
od: Kahng, Andrew B., i wsp.
Wydane: (2011)

Statistical Analysis and Optimization for VLSI: Timing and Power
od: Srivastava, Ashish, i wsp.
Wydane: (2005)

Low-Power Digital VLSI Design : Circuits and Systems
od: Bellaouar, Abdellatif, i wsp.

VLSI Design
Wydane: (2021)

VLSI Design
Wydane: (2026)

Practical Low Power Digital VLSI Design
od: Yeap, Gary

High-Performance Digital VLSI Circuit Design
od: Gu, Richard X., i wsp.

Digital VLSI Systems Design : A Design Manual for Implementation of Projects on FPGAs and ASICs Using Verilog
od: Ramachandran, S.

Digital VLSI Design with Verilog : A Textbook from Silicon Valley Technical Institute
od: Williams, John
Wydane: (2008)

VLSI Design Methodologies for Digital Signal Processing Architectures

Interconnects in VLSI Design

Design of VLSI Circuits : Based on VENUS
od: Hörbst, Egon, 1941-, i wsp.

VLSI Design : A Practical Guide for FPGA and ASIC Implementations
od: Chandrasetty, Vikram Arkalgud
Wydane: (2011)

VLSI Memory Chip Design
od: Itoh, Kiyoo

Reuse Techniques for VLSI Design

Circuit Design for CMOS VLSI
od: Uyemura, John P.

VLSI Design of Neural Networks

Trace theory and VLSI design
od: Van de Snepscheut, Jan L. A., 1953-1994

Simulated Annealing for VLSI Design
od: Wong, D. F., i wsp.

Multi-Level Simulation for VLSI Design
od: Hill, Dwight D., i wsp.

VLSI-design of non-volatile memories
od: Campardo, Giovanni, 1958-, i wsp.

A Unified Approach for Timing Verification and Delay Fault Testing
od: Sivaraman, Mukund, i wsp.

Safety Verification of Real-Time Control Systems with Flexible Timing
od: Gaukler, Maximilian
Wydane: (2025)

Algorithms for VLSI Physical Design Automation
od: Sherwani, Naveed A.

Computer Design Aids for VLSI Circuits

Minimizing and Exploiting Leakage in VLSI Design
od: Jayakumar, Nikhil, i wsp.
Wydane: (2010)

Algorithms for VLSI Physical Design Automation
od: Sherwani, Naveed A.

Introduction to Analog VLSI Design Automation

VLSI Design for Manufacturing: Yield Enhancement
od: Director, Stephen W, 1943-, i wsp.

Analog Design for CMOS VLSI Systems
od: Maloberti, Franco, 19..-...., professeur d'électronique

Digital Timing Measurements : From Scopes and Probes to Timing and Jitter
od: Maichen, Wolfgang

Principles of VLSI RTL Design : A Practical Guide
od: Churiwala, Sanjay, i wsp.
Wydane: (2011)

Intellectual Property Protection in VLSI Designs : Theory and Practice
od: Qu, Gang, i wsp.

Mixed Signal VLSI Wireless Design : Circuits and Systems
od: Farag, Emad N., i wsp.

Asynchronous Circuit Design for VLSI Signal Processing

Morphological Image Processing: Architecture and VLSI design
od: Jonker, Petrus Paulus

Logic Synthesis for Low Power VLSI Designs
od: Iman, Sasan, i wsp.

Practical Problems in VLSI Physical Design Automation
od: Lim, Sung Kyu

© 2021-2023 • Université d'Orléans, Service Commun de Documentation, 6 rue de Tours, 45072 Orléans cedex 2
+33(0) 2 38 41 71 84 • https://scd.univ-orleans.fr • Mentions légales