Computer Design Aids for VLSI Circuits :: SCD d'Orléans

Computer Design Aids for VLSI Circuits

Computer Design Aids for VLSI Circuits

Guardat en:

Dades bibliogràfiques
Altres autors:	Pederson, D. O. (Col·laborador), Antognetti, Paolo (Col·laborador), Man, H. (Col·laborador)
Format:	Livre numérique
Idioma:	Anglais
Publicat:	Cham : Springer International Publishing [20..]. Cham : Springer Nature
Accés en línia:	Accès sur la plateforme de l'éditeur Accès sur la plateforme Istex Accès Université d'Orléans Accès INSA CVL
Nota:	Archives Springer e-books (Licence nationale) Archives Springer e-books (Licence nationale)
Autres localisations:	Voir dans le Sudoc
Edition sous un autre format:	• Computer Design Aids for VLSI Circuits, 978-94-011-8008-5

Ítems similars

Design of VLSI Circuits : Based on VENUS
per: Hörbst, Egon, 1941-, et al.

Statistical Modeling for Computer-Aided Design of MOS VLSI Circuits
per: Michael, Christopher, et al.

Circuit Design for CMOS VLSI
per: Uyemura, John P.

Asynchronous Circuit Design for VLSI Signal Processing

High-Performance Digital VLSI Circuit Design
per: Gu, Richard X., et al.

Computer-Aided Design and VLSI Device Development
per: Cham, Kit Man, et al.

Computer-Aided Design and VLSI Device Development
per: Cham, Kit Man, et al.

Analysis and design of resilient VLSI circuits : mitigating soft errors and process variations
per: Garg, Rajesh, et al.
Publicat: (2010)

VLSI Systems and Computations

Conception des circuits VLSI : du composant au système
per: Anceau, François, 1940-2020, informaticien, et al.
Publicat: (2007)

VLSI Design
Publicat: (2021)

VLSI Design
Publicat: (2026)

Interconnection Noise in VLSI Circuits
per: Moll, Francesc, et al.

Routing congestion in VLSI circuits : estimation and optimization
per: Saxena, Prashant, et al.
Publicat: (2007)

Power-constrained Testing of VLSI Circuits
per: Nicolici, Nicola, 19..-, et al.

Delay Fault Testing for VLSI Circuits
per: Krstić, Angela, et al.

The Bounding Approach to VLSI Circuit Simulation
per: Zukowski, Charles A.

Hierarchical Modeling for VLSI Circuit Testing
per: Bhattacharya, Debashis, et al.

Relaxation Techniques for the Simulation of VLSI Circuits
per: White, Jacob K., et al.

Symbolic analysis and reduction of VLSI circuits
per: Qin, Zhanhai, 19..-, et al.
Publicat: (2005)

Interconnects in VLSI Design

Low-Power Digital VLSI Design : Circuits and Systems
per: Bellaouar, Abdellatif, et al.

Mixed Signal VLSI Wireless Design : Circuits and Systems
per: Farag, Emad N., et al.

MOSFET Models for VLSI Circuit Simulation : Theory and Practice
per: Arora, Narain, 1943-

Analog Design Issues in Digital VLSI Circuits and Systems : A Special Issue of Analog Integrated Circuits and Signal Processing, An International Journal Volume 14, Nos. 1/2 (1997)

Process and Device Simulation for MOS-VLSI Circuits

Hot-Carrier Reliability of MOS VLSI Circuits
per: Leblebici, Yusuf, 19..-...., informaticien, et al.

VLSI Design : A Practical Guide for FPGA and ASIC Implementations
per: Chandrasetty, Vikram Arkalgud
Publicat: (2011)

VLSI Memory Chip Design
per: Itoh, Kiyoo

Reuse Techniques for VLSI Design

VLSI Design of Neural Networks

Trace theory and VLSI design
per: Van de Snepscheut, Jan L. A., 1953-1994

Simulated Annealing for VLSI Design
per: Wong, D. F., et al.

VLSI : circuits for emerging applications
per: Wojcicki, Tomasz
Publicat: (2015)

Computer-Aided Design of Analog Circuits and Systems

Switch-Level Timing Simulation of MOS VLSI Circuits
per: Rao, Vasant B., et al.

Digital Circuit Design for Computer Science Students : An Introductory Textbook
per: Wirth, Niklaus, 1934-2024

Algorithms for VLSI Physical Design Automation
per: Sherwani, Naveed A.

Minimizing and Exploiting Leakage in VLSI Design
per: Jayakumar, Nikhil, et al.
Publicat: (2010)

Algorithms for VLSI Physical Design Automation
per: Sherwani, Naveed A.

© 2021-2023 • Université d'Orléans, Service Commun de Documentation, 6 rue de Tours, 45072 Orléans cedex 2
+33(0) 2 38 41 71 84 • https://scd.univ-orleans.fr • Mentions légales