The Bounding Approach to VLSI Circuit Simulation :: SCD d'Orléans

The Bounding Approach to VLSI Circuit Simulation

The Bounding Approach to VLSI Circuit Simulation

保存先:

書誌詳細
第一著者:	Zukowski, Charles A.
フォーマット:	Livre numérique
言語:	Anglais
出版事項:	Cham : Springer International Publishing [20..]. Cham : Springer Nature
オンライン･アクセス:	Accès sur la plateforme de l'éditeur Accès sur la plateforme Istex Accès Université d'Orléans Accès INSA CVL
注記:	Archives Springer e-books (Licence nationale) Archives Springer e-books (Licence nationale)
Autres localisations:	Voir dans le Sudoc
Edition sous un autre format:	• The Bounding Approach to VLSI Circuit Simulation, 978-1-4684-9893-6

類似資料

Bounding Approaches to System Identification

Relaxation Techniques for the Simulation of VLSI Circuits
著者:: White, Jacob K., 等

MOSFET Models for VLSI Circuit Simulation : Theory and Practice
著者:: Arora, Narain, 1943-

Process and Device Simulation for MOS-VLSI Circuits

Switch-Level Timing Simulation of MOS VLSI Circuits
著者:: Rao, Vasant B., 等

Bounding in Romance
出版事項: (2022)

Design of VLSI Circuits : Based on VENUS
著者:: Hörbst, Egon, 1941-, 等

Conception des circuits VLSI : du composant au système
著者:: Anceau, François, 1940-2020, informaticien, 等
出版事項: (2007)

Bounding in French and Romance
著者:: Pfadenhauer, Katrin, 等
出版事項: (2022)

Interconnection Noise in VLSI Circuits
著者:: Moll, Francesc, 等

Circuit Design for CMOS VLSI
著者:: Uyemura, John P.

Routing congestion in VLSI circuits : estimation and optimization
著者:: Saxena, Prashant, 等
出版事項: (2007)

Power-constrained Testing of VLSI Circuits
著者:: Nicolici, Nicola, 19..-, 等

Delay Fault Testing for VLSI Circuits
著者:: Krstić, Angela, 等

Computer Design Aids for VLSI Circuits

Hierarchical Modeling for VLSI Circuit Testing
著者:: Bhattacharya, Debashis, 等

Symbolic analysis and reduction of VLSI circuits
著者:: Qin, Zhanhai, 19..-, 等
出版事項: (2005)

Bounding uncertainty in civil engineering : theoretical background
著者:: Bernardini, Alberto, 等

Asynchronous Circuit Design for VLSI Signal Processing

Hot-Carrier Reliability of MOS VLSI Circuits
著者:: Leblebici, Yusuf, 19..-...., informaticien, 等

High-Performance Digital VLSI Circuit Design
著者:: Gu, Richard X., 等

VLSI : circuits for emerging applications
著者:: Wojcicki, Tomasz
出版事項: (2015)

Multi-Level Simulation for VLSI Design
著者:: Hill, Dwight D., 等

Analysis and design of resilient VLSI circuits : mitigating soft errors and process variations
著者:: Garg, Rajesh, 等
出版事項: (2010)

An Artificial Intelligence Approach to VLSI Routing
著者:: Joobbani, Rostam

Statistical Modeling for Computer-Aided Design of MOS VLSI Circuits
著者:: Michael, Christopher, 等

VLSI
出版事項: (2021)

Essentials of Electronic Testing for Digital, Memory and Mixed-Signal VLSI Circuits
著者:: Bushnell, Michael Lee, 1950-, 等

Defect-oriented testing for nano-metric CMOS VLSI circuits : 2nd edition
著者:: Sachdev, Manoj, 19..-

Bounding Boundaries: Building a Typology of Careers with the Concept of Boundary
著者:: Dubois, Sébastien, 等
出版事項: (2021)

Modeling and Simulation of High Speed VLSI Interconnects : A Special Issue of Analog Integrated Circuits and Signal Processing An International Journal Vol. 5, No. 1 (1994)

Quantum Circuit Simulation
著者:: Viamontes, George F., 等
出版事項: (2009)

Analog Design Issues in Digital VLSI Circuits and Systems : A Special Issue of Analog Integrated Circuits and Signal Processing, An International Journal Volume 14, Nos. 1/2 (1997)

VLSI Design
出版事項: (2021)

VLSI Design
出版事項: (2026)

Dry Etching for VLSI
著者:: Roosmalen, A. J. van, 等

Low-Power Digital VLSI Design : Circuits and Systems
著者:: Bellaouar, Abdellatif, 等

Mixed Signal VLSI Wireless Design : Circuits and Systems
著者:: Farag, Emad N., 等

VLSI Planarization : Methods, Models, Implementation
著者:: Feinberg, V., 等

VLSI Design : An Internation Journal of Custom-Chip Design, Simulation, and Testing.

© 2021-2023 • Université d'Orléans, Service Commun de Documentation, 6 rue de Tours, 45072 Orléans cedex 2
+33(0) 2 38 41 71 84 • https://scd.univ-orleans.fr • Mentions légales