Integrated circuit design : :: SCD d'Orléans

Integrated circuit design : power and timing modeling, optimization, and simulation : 10th International Workshop, PATMOS 2000, Göttingen, Germany, September 13-15, 2000 : proceedings

Integrated circuit design : power and timing modeling, optimization, and simulation : 10th International Workshop, PATMOS 2000, Göttingen, Germany, September 13-15, 2000 : proceedings

Guardat en:

Dades bibliogràfiques
Autor corporatiu:	International Workshop on Power and Timing Modeling, Optimization and Simulation :Göttingen, Allemagne
Altres autors:	Soudris, Dimitrios, 1964- (Director editorial), Pirsch, Peter, 1942- (Director editorial), Barke, Erich, 1946- (Director editorial)
Format:	Livre numérique
Idioma:	Anglais
Publicat:	Berlin [etc.] : Springer [20..]. Cham : Springer Nature
Col·lecció:	Lecture notes in computer science 1918
Matèries:	Conception assistée par ordinateur Informatique Circuits intégrés à très grande échelle Systèmes informatiques > Pannes Microprocesseurs Structure logique Unités arithmétiques et logiques Actes de congrès
Accés en línia:	Accès sur la plateforme de l'éditeur Accès sur la plateforme Istex Accès Université d'Orléans Accès INSA CVL
Nota:	Archives Springer e-books (Licence nationale) Archives Springer e-books (Licence nationale)
Autres localisations:	Voir dans le Sudoc
Edition sous un autre format:	• Integrated circuit design, power and timing modeling, optimization, and simulation, 10th International Workshop, PATMOS 2000, Göttingen, Germany, September 13-15, 2000, proceedings, Dimitrios Soudris, Peter Pirsch, Erich Barke (eds.), 2000, New York, Springer, 1 vol. (XII-338 p.), Lecture notes in computer science, 3-540-41068-6 • Integrated Circuit Design: Power and Timing Modeling, Optimization and Simulation, Texte imprimé, 9783662187272

Ítems similars

Integrated circuit and system design : power and timing modeling, optimization and simulation : 14th International Workshop, PATMOS 2004, Santorini, Greece, September 15-17, 2004 : proceedings
per: Macii, Enrico

Integrated circuit and system design : power and timing modeling, optimization and simulation : 13th International Workshop, PATMOS 2003, Turin, Italy, September 10-12, 2003 : proceedings

Integrated circuit design : Power and Timing Modeling, Optimization and Simulation : 12th International Workshop, PATMOS 2002, Seville, Spain, September 11-13, 2002 : proceedings

The complexity of simple computer architectures
per: Müller, Silvia M., 19..-, et al.

CONPAR 86 : conference on algorithms and hardware for parallel processing, Aachen, September 17-19, 1986 : proceedings

Embedded processor design challenges : systems, architectures, modeling, and simulation - SAMOS
per: Deprettere, Ed F., 1944-

The data parallel programming model : foundations, HPF realization, and scientific applications
per: Perrin, Guy-René

Parallel architectures and their efficient use : First Heinz Nixdorf Symposium, Paderborn, Germany, November 11-13, 1992 : proceedings

Field-programmable logic and applications : 9th International Workshop, FPL 99, Glasgow, UK, August 30 - September 1, 1999 : proceedings

Exploitation of fine-grain parallelism
per: Böckle, Günter

Field-programmable logic and applications : from FPGAs to computing paradigm : 8th International Workshop, FPL '98, Tallinn, Estonia, August 31 September 3, 1998 : proceedings

LUCAS associative array processor : design, programming, and application studies
per: Fernstrom, Christer, 1951-, et al.

The Cray X-MP/Model 24 : a case study in pipelined architecture and vector processing
per: Robbins, Kay A., 1949-, et al.

Circuits logiques de traitement numérique de l'information
per: Chinal, Jean
Publicat: (1979)

Hardware specification, verification, and synthesis : mathematical aspects : Mathematical Sciences Institute workshop, Cornell University Ithaca, New York, USA, July 5-7, 1989 : proceedings

Recent advances in parallel virtual machine and message passing interface : 7th European PVM/MPI Users Group Meeting, Balatonfüred, Hungary, September 10 13, 2000 : proceedings

FM8501 : a verified microprocessor
per: Hunt, Warren A. Jr., 1958-

Job scheduling strategies for parallel processing : 8th international workshop, JSSPP 2002, Edinburgh, Scotland, UK, July 24, 2002 : revised papers

Job scheduling strategies for parallel processing : 9th international workshop, JSSPP 2003, Seattle, WA, USA, June 24, 2003 : revised papers

Correct hardware design and verification methods : IFIP WG10.2 Advanced Research Working Conference, CHARME '93, Arles, Frances [sic], May 24-26, 1993 : proceedings

Correct hardware design and verification methods : 10th IFIP WG10.5 advanced research working conference, CHARME'99, Bad Herrenalb, Germany, September 27-29, 1999 : proceedings

Dependable computing - EDCC-1 : First European Dependable Computing Conference, Berlin, Germany, October 4 6, 1994 : proceedings

Field-programmable logic : smart applications, new paradigms, and compilers : 6th International Workshop on Field-Programmable Logic and Applications, FPL '96, Darmstadt, Germany, September 23 25, 1996 : proceedings

Trace theory and VLSI design
per: Van de Snepscheut, Jan L. A., 1953-1994

Recent advances in parallel virtual machine and message passing interface : 8th European PVM/MPI Users Group Meeting, Santorini/Thera, Greece, September 23 26, 2001 : proceedings

Formal hardware verification : methods and systems in comparison
per: Kropf, Thomas, 1961-

Parallel algorithms for irregularly structured problems : second international workshop, IRREGULAR'95, Lyon, France, September 4-6, 1995 : proceedings

Recent advances in parallel virtual machine and message passing interface : 11th european PVM/MPI users'group meeting, Budapest, Hungary, september 19-22, 2004 : proceedings

Recent advances in parallel virtual machine and message passing interface : 9th European PVM/MPI Users Group Meeting, Linz, Austria, September 29 Oktober 2, 2002 : proceedings

Recent advances in parallel virtual machine and message passing interface : 10th European PVM/MPI User s group Meeting, Venice, Italy, September 29 - October 2, 2003 : proceedings

Pratique des circuits logiques
per: Bernard, Jean-Michel, 1943-, et al.
Publicat: (1990)

On-line error detection and fast recover techniques for dependable embedded processors
per: Pflanz, Matthias, 19..-

Correct hardware design and verification methods : 11th IFIP WG 10.5 Advanced Research Working Conference, CHARME 2001, Livingston, Scotland, UK, September 4 7, 2001 : proceedings

Advances in computer systems architecture : 8th Asia-Pacific conference, ACSAC 2003, Aizu-Wakamatsu, Japan, September 23-26, 2003 : proceedings

Logic Minimization Algorithms for VLSI Synthesis
per: Brayton, Robert King, 1933-, et al.

Correct hardware design and verification methods : 12th IFIP WG 10.5 Advanced Research Working Conference, CHARME 2003, L Aquila, Italy, October 21-24, 2003 : proceedings
per: Geist, Daniel

STACS 93 : 10th Annual Symposium on Theoretical Ascpects of Computer Science Würzburg, Germany, February 25 27, 1993 : proceedings

Cours pratique de logique pour microprocesseurs : systèmes de numération, logique booléenne, circuits combinatoires et séquentiels, mémoires et registres, microprocesseurs
per: Lilen, Henri, 1929-
Publicat: (1986)

Languages and compilers for parallel computing : fourth [4th] international workshop, Santa Clara, California, USA, August 7-9, 1991 : proceedings

Advances in computer systems architecture : 9th Asia-Pacific Conference, ACSAC 2004, Beijing, China, September 7-9, 2004 : proceedings
per: Yew, Pen-Chung, 1950-

© 2021-2023 • Université d'Orléans, Service Commun de Documentation, 6 rue de Tours, 45072 Orléans cedex 2
+33(0) 2 38 41 71 84 • https://scd.univ-orleans.fr • Mentions légales