Integrated circuit design : Power and Timing Modeling, Optimization and Simulation : 12th International Workshop, PATMOS 2002, Seville, Spain, September 11-13, 2002 : proceedings
The International Workshop on Power and Timing Modeling, Optimization, and Simulation PATMOS 2002, was the 12th in a series of international workshops 1 previously held in several places in Europe. PATMOS has over the years evolved into a well-established and outstanding series of open European even...
Gorde:
| Erakunde egilea: | |
|---|---|
| Beste egile batzuk: | , , |
| Formatua: | Livre numérique |
| Hizkuntza: | Anglais |
| Argitaratua: |
Berlin [etc.] :
Springer
[20..].
Cham : Springer Nature |
| Saila: | Lecture notes in computer science
2451 |
| Gaiak: | |
| Sarrera elektronikoa: | Accès sur la plateforme de l'éditeur Accès sur la plateforme Istex Accès Université d'Orléans Accès INSA CVL |
| Oharra: |
Archives Springer e-books (Licence nationale) Archives Springer e-books (Licence nationale) |
| Autres localisations: | Voir dans le Sudoc |
| Edition sous un autre format: | • Integrated Circuit Design, Power and Timing Modeling, Optimization and Simulation, 12th International Workshop, PATMOS 2002, Seville, Spain, September 11-13, 2002, Proceedings, Bertrand Hochet, Antonio J. Acosta, Manuel J. Bellido (eds.), Berlin, Springer, 2002, 1 vol. (XVI-496 p.), Lecture notes in computer science, 3-540-44143-3 • Integrated Circuit Design. Power and Timing Modeling, Optimization and Simulation, Texte imprimé, 9783662177396 |
| LEADER | 08294nam a22004697a 4500 | ||
|---|---|---|---|
| 001 | 949151 | ||
| 008 | 110927q2000 xxe ||| |||| 00| 0 eng d | ||
| 009 | PPN155216538 | ||
| 020 | |a 9783540457169 (PDF) | ||
| 041 | 0 | |a eng | |
| 082 | |a 004 | ||
| 111 | 2 | |a International Workshop on Power and Timing Modeling, Optimization and Simulation |n (12 |d :2002 |c :Séville, Espagne). | |
| 245 | 1 | 0 | |a Integrated circuit design : |b Power and Timing Modeling, Optimization and Simulation : 12th International Workshop, PATMOS 2002, Seville, Spain, September 11-13, 2002 : proceedings |c [edited by] Bertrand Hochet, Antonio J. Acosta, Manuel J. Bellido. |
| 260 | |a Berlin [etc.] : |b Springer. | ||
| 260 | |a Cham : |b Springer Nature, |c [20..]. | ||
| 490 | 0 | |a Lecture notes in computer science |v 2451 |x 1611-3349 | |
| 500 | |a Archives Springer e-books (Licence nationale) | ||
| 500 | |a Archives Springer e-books (Licence nationale) | ||
| 505 | 0 | |a Opening -- The First Quartz Electronic Watch -- Arithmetics -- An Improved Power Macro-Model for Arithmetic Datapath Components -- Performance Comparison of VLSI Adders Using Logical Effort -- MDSP: A High-Performance Low-Power DSP Architecture -- Low-Level Modeling and Characterization -- Impact of Technology in Power-Grid-Induced Noise -- Exploiting Metal Layer Characteristics for Low-Power Routing -- Crosstalk Measurement Technique for CMOS ICs -- Instrumentation Set-up for Instruction Level Power Modeling -- Asynchronous and Adiabatic Techniques -- Low-Power Asynchronous A/D Conversion -- Optimal Two-Level Delay Insensitive Implementation of Logic Functions -- Resonant Multistage Charging of Dominant Capacitances -- A New Methodology to Design Low-Power Asynchronous Circuits -- Designing Carry Look-Ahead Adders with an Adiabatic Logic Standard-Cell Library -- CAD Tools and Algorithms -- Clocking and Clocked Storage Elements in Multi-GHz Environment -- Dual Supply Voltage Scaling in a Conventional Power-Driven Logic Synthesis Environment -- Transistor Level Synthesis Dedicated to Fast I.P. Prototyping -- Robust SAT-Based Search Algorithm for Leakage Power Reduction -- Timing -- PA-ZSA (Power-Aware Zero-Slack Algorithm): A Graph-Based Timing Analysis for Ultra-Low Power CMOS VLSI -- A New Methodology for Efficient Synchronization of RNS-Based VLSI Systems -- Clock Distribution Network Optimization under Self-Heating and Timing Constraints -- A Technique to Generate CMOS VLSI Flip-Flops Based on Differential Latches -- Gate-Level Modeling -- A Compact Charge-Based Propagation Delay Model for Submicronic CMOS Buffers -- Output Waveform Evaluation of Basic Pass Transistor Structure -- An Approach to Energy Consumption Modeling in RC Ladder Circuits -- Structure Independent Representation of OutputTransition Time for CMOS Library -- Memory Optimization -- A Low Energy Clustered Instruction Memory Hierarchy for Long Instruction Word Processors -- Design and Realization of a Low Power Register File Using Energy Model -- Register File Energy Reduction by Operand Data Reuse -- Energy-Efficient Design of the Reorder Buffer -- High-Level Modeling and Design -- Trends in Ultralow-Voltage RAM Technology -- Offine Data Profiling Techniques to Enhance Memory Compression in Embedded Systems -- Performance and Power Comparative Study of Discrete Wavelet Transform on Programmable Processors -- Power Consumption Estimation of a C Program for Data-Intensive Applications -- Communications Modeling and Activity Reduction -- A Low Overhead Auto-Optimizing Bus Encoding Scheme for Low Power Data Transmission -- Measurement of the Switching Activity of CMOS Digital Circuits at the Gate Level -- Low-Power FSMs in FPGA: Encoding Alternatives -- Synthetic Generation of Events for Address-Event-Representation Communications -- Posters -- Reducing Energy Consumption via Low-Cost Value Prediction -- Dynamic Voltage Scheduling for Real Time Asynchronous Systems -- Efficient and Fast Current Curve Estimation of CMOS Digital Circuits at the Logic Level -- Power Efficient Vector Quantization Design Using Pixel Truncation -- Minimizing Spurious Switching Activities in CMOS Circuits -- Modeling Propagation Delay of MUX, XOR, and D-Latch Source-Coupled Logic Gates -- Operating Region Modelling and Timing Analysis of CMOS Gates Driving Transmission Lines -- Selective Clock-Gating for Low Power/Low Noise Synchronous Counters -- Probabilistic Power Estimation for Digital Signal Processing Architectures -- Modeling of Propagation Delay of a First Order Circuit with a Ramp Input -- Characterization of Normal Propagation Delayfor Delay Degradation Model (DDM) -- Automated Design Methodology for CMOS Analog Circuit Blocks in Complex Systems. | |
| 506 | |a Accès en ligne pour les établissements français bénéficiaires des licences nationales | ||
| 506 | |a Accès soumis à abonnement pour tout autre établissement | ||
| 506 | |a Conditions particulières de réutilisation pour les bénéficiaires des licences nationales. https://www.licencesnationales.fr/springer-nature-ebooks-contrat-licence-ln-2017 | ||
| 520 | |a The International Workshop on Power and Timing Modeling, Optimization, and Simulation PATMOS 2002, was the 12th in a series of international workshops 1 previously held in several places in Europe. PATMOS has over the years evolved into a well-established and outstanding series of open European events on power and timing aspects of integrated circuit design. The increased interest, espe- ally in low-power design, has added further momentum to the interest in this workshop. Despite its growth, the workshop can still be considered as a very - cused conference, featuring high-level scienti?c presentations together with open discussions in a free and easy environment. This year, the workshop has been opened to both regular papers and poster presentations. The increasing number of worldwide high-quality submissions is a measure of the global interest of the international scienti?c community in the topics covered by PATMOS. The objective of this workshop is to provide a forum to discuss and inves- gate the emerging problems in the design methodologies and CAD-tools for the new generation of IC technologies. A major emphasis of the technical program is on speed and low-power aspects with particular regard to modeling, char- terization, design, and architectures. The technical program of PATMOS 2002 included nine sessions dedicated to most important and current topics on power and timing modeling, optimization, and simulation. The three invited talks try to give a global overview of the issues in low-power and/or high-performance circuit design. | ||
| 650 | |a Électrotechnique | ||
| 650 | |a Conception assistée par ordinateur | ||
| 650 | |a Informatique | ||
| 650 | |a Circuits intégrés à très grande échelle | ||
| 650 | |a Systèmes informatiques |x Pannes | ||
| 650 | |a Ordinateurs | ||
| 650 | |a Microprocesseurs | ||
| 650 | |a Ingénierie assistée par ordinateur | ||
| 650 | |a Actes de congrès | ||
| 700 | 1 | |a Acosta, Antonio J. |4 pbd | |
| 700 | 1 | |a Hochet, Bertrand, |d 1961-...., |c auteur en microélectronique. |4 pbd | |
| 700 | 1 | |a Bellido, Manuel J., |d 1964- |4 pbd | |
| 776 | 0 | |0 068860838 |t Integrated Circuit Design |o Power and Timing Modeling, Optimization and Simulation |o 12th International Workshop, PATMOS 2002, Seville, Spain, September 11-13, 2002 |o Proceedings |f Bertrand Hochet, Antonio J. Acosta, Manuel J. Bellido (eds.) |c Berlin |n Springer |d 2002 |p 1 vol. (XVI-496 p.) |s Lecture notes in computer science |z 3-540-44143-3 | |
| 776 | 0 | |t Integrated Circuit Design. Power and Timing Modeling, Optimization and Simulation |b Texte imprimé |z 9783662177396 | |
| 856 | 4 | |q PDF |u https://doi.org/10.1007/3-540-45716-X |z Accès sur la plateforme de l'éditeur | |
| 856 | 4 | |u https://revue-sommaire.istex.fr/ark:/67375/8Q1-T20MP7S5-J |z Accès sur la plateforme Istex | |
| 856 | 4 | |5 452349901:748057110 |u https://ezproxy.univ-orleans.fr/login?url=https://doi.org/10.1007/3-540-45716-X |z Accès Université d'Orléans | |
| 856 | 4 | |5 180339901:751508497 |u https://ezproxy.insa-cvl.fr/login?qurl=https://doi.org/10.1007/3-540-45716-X |z Accès INSA CVL | |
| 997 | |0 949151 |1 Livre numérique |a Ressource numérique |b INSA |b ENSA |c 0/Bibliothèque numérique/ |c 1/Bibliothèque numérique/Autre ressource numérique/ | ||