FME 2002 : formal methods : getting IT right : [11th] International Symposium of Formal Methods Europe, Copenhagen, Denmark, July 22 24, 2002 : proceedings
This volume contains the proceedings of the 2002 symposium Formal Methods th Europe (FME 2002). The symposium was the 11 in a series that began with a VDM Europe symposium in 1987. The symposia are traditionally held every 18 months. In 2002 the symposium was held at the University of Copenhagen, as...
Shranjeno v:
| Korporativna značnica: | |
|---|---|
| Drugi avtorji: | , |
| Format: | Livre numérique |
| Jezik: | Anglais |
| Izdano: |
Berlin [etc.] :
Springer
[20..].
Cham : Springer Nature |
| Serija: | Lecture notes in computer science
2391 |
| Teme: | |
| Online dostop: | Accès sur la plateforme de l'éditeur Accès sur la plateforme Istex Accès Université d'Orléans Accès INSA CVL |
| Sporočilo: |
Archives Springer e-books (Licence nationale) Archives Springer e-books (Licence nationale) |
| Autres localisations: | Voir dans le Sudoc |
| Edition sous un autre format: | • FME 2002, formal methods, getting IT right, International Symposium of Formal Methods Europe, Copenhagen, Denmark, July 22-24, 2002, proceedings, Lars-Henrik Eriksson, Peter Alexander Lindsay (eds.), Berlin, Springer, 2002, 1 vol. (XI-624 p.), Lecture notes in computer science, 3-540-43928-5 • FME 2002: Formal Methods - Getting IT Right, Texte imprimé, 9783662182826 |
Kazalo:
- Little Engines of Proof
- Automated Boundary Testing from Z and B
- Improvements in Coverability Analysis
- Heuristic-Driven Test Case Selection from Formal Specifications. A Case Study
- UniTesK Test Suite Architecture
- Hoare Logic for NanoJava: Auxiliary Variables, Side Effects, and Virtual Methods Revisited
- Do Not Read This
- Safeness of Make-Based Incremental Recompilation
- An Algorithmic Approach to Design Exploration
- Mechanical Abstraction of CSP Z Processes
- Verifying Erlang Code: A Resource Locker Case-Study
- Towards an Integrated Model Checker for Railway Signalling Data
- Correctness by Construction: Integrating Formality into a Commercial Development Process
- VAlloy Virtual Functions Meet a Relational Language
- Verification Using Test Generation Techniques
- Formal Specification and Static Checking of Gemplus Electronic Purse Using ESC/Java
- Development of an Embedded Verifier for Java Card Byte Code Using Formal Methods
- Deriving Cryptographically Sound Implementations Using Composition and Formally Verified Bisimulation
- Interference Analysis for Dependable Systems Using Refinement and Abstraction
- The Formal Classification and Verification of Simpson s 4-Slot Asynchronous Communication Mechanism
- Timing Analysis of Assembler Code Control-Flow Paths
- Towards OCL/RT
- On Combining Functional Verification and Performance Evaluation Using CADP
- The Next 700 Synthesis Calculi
- Synthesizing Certified Code
- Refinement in Circus
- Forward Simulation for Data Refinement of Classes
- A Formal Basis for a Program Compilation Proof Tool
- Property Dependent Abstraction of Control Structure for Software Verification
- Closing Open SDL-Systems for Model Checking with DTSpin
- A Generalised Sweep-Line Method for Safety Properties.-Supplementing a UML Development Process with B
- Semantic Web for Extending and Linking Formalisms
- A Language for Describing Wireless Mobile Applications with Dynamic Establishment of Multi-way Synchronization Channels.