Languages, compilers, and tools for embedded systems : ACM SIGPLAN Workshop LCTES 2000, Vancouver, Canada, June 18, 2000 : proceedings
This volume contains the proceedings of the ACM SIGPLAN Workshop on L- guages, Compilers, and Tools for Embedded Systems (LCTES 2000), held June 18, 2000, in Vancouver, Canada. Embedded systems have developed consid- ably in the past decade and we expect this technology to become even more important...
Enregistré dans:
| Institution som forfatter: | |
|---|---|
| Andre forfattere: | , |
| Format: | Livre numérique |
| Sprog: | Anglais |
| Udgivet: |
Berlin [etc.] :
Springer
[20..].
Cham : Springer Nature |
| Serier: | Lecture notes in computer science
1985 |
| Fag: | |
| Online adgang: | Accès sur la plateforme de l'éditeur Accès sur la plateforme Istex Accès Université d'Orléans Accès INSA CVL |
| Kommentar: |
Archives Springer e-books (Licence nationale) Archives Springer e-books (Licence nationale) |
| Autres localisations: | Voir dans le Sudoc |
| Edition sous un autre format: | • Languages, compilers, and tools for embedded systems, ACM SIGPLAN Workshop LCTES 2000, Vancouver, Canada, June 18, 2000, proceedings, Jack Davidson, Sang Lyul Min (eds.), 2001, New York, Springer, 1 vol. (VIII-220 p.), Lecture notes in computer science, 3-540-41781-8 • Languages, Compilers, and Tools for Embedded Systems, Texte imprimé, 9783662204443 |
Indholdsfortegnelse:
- Formal Methods and Databases
- Randomization-Based Approaches for Dynamic Priority Scheduling of Aperiodic Messages on a CAN Network
- Complex Reactive Control with Simple Synchronous Models
- Optimistic Secure Real-Time Concurrency Control Using Multiple Data Version
- Compiler
- Array Reference Allocation Using SSA-Form and Live Range Growth
- PROPAN: A Retargetable System for Postpass Optimisations and Analyses
- A Framework for Enhancing Code Quality in Limited Register Set Embedded Processors
- Tools
- A Stochastic Framework for Co-synthesis of Real-Time Systems
- A Fault Tolerance Extension to the Embedded CORBA for the CAN Bus Systems
- A Real-Time Animator for Hybrid Systems
- Hardware
- Reordering Memory Bus Transactions for Reduced Power Consumption
- A Power Efficient Cache Structure for Embedded Processors Based on the Dual Cache Structure
- Approximation of Worst-Case Execution Time for Preemptive Multitasking Systems
- Work in Progress
- A Design and Implementation of a Remote Debugging Environment for Embedded Internet Software
- Optimizing Code Size through Procedural Abstraction
- Automatic Validation of Code-Improving Transformations
- Towards Energy-Aware Iteration Space Tiling
- An Integrated Push/Pull Buffer Management Method in Multimedia Communication Environments.