Computer aided verification : 15th international conference, CAV 2003, Boulder, CO, USA, July 8-12, 2003 : proceedings

Đã lưu trong:
Chi tiết về thư mục
Tác giả của công ty: International conference on computer-aided verification :Boulder, Colo.
Tác giả khác: Somenzi, Fabio (Giám đốc xuất bản), Hunt, Warren A. Jr., 1958- (Giám đốc xuất bản)
Định dạng: Livre numérique
Ngôn ngữ:Anglais
Được phát hành: Berlin [etc.] : Springer 201X.
Berlin [etc.] :
Loạt:Lecture notes in computer science 2725
Những chủ đề:
Truy cập trực tuyến:Accès sur la plateforme de l'éditeur
Accès Université d'Orléans
Accès INSA CVL
Chú thích: Archives Springer e-books (Licence nationale)
Archives Springer e-books (Licence nationale)
Autres localisations: Voir dans le Sudoc
Edition sous un autre format:• Computer aided verification, 15th international conference, CAV 2003, Boulder, CO, USA, July 8-12, 2003, proceedings, Warren A. Hunt, Jr., Fabio Somenzi (eds.), Berlin, Springer, 2003, 1 vol. (XII-462 p.), Lecture notes in computer science, 3-540-40524-0
• Computer Aided Verification, Texte imprimé, 9783662186855
LEADER 05090nam a22004337a 4500
001 948465
008 110927q2010 xxe ||| |||| 00| 0 eng d
009 PPN155166050
020 |a 9783540450696 (PDF) 
041 0 |a eng 
082 |a 004 
111 2 |a International conference on computer-aided verification  |n (15  |d  :2003  |c  :Boulder, Colo.). 
245 1 0 |a Computer aided verification :  |b 15th international conference, CAV 2003, Boulder, CO, USA, July 8-12, 2003 : proceedings   |c [edited by] Warren A. Hunt, Fabio Somenzi. 
260 |a Berlin [etc.] :  |b Springer. 
260 |a Berlin [etc.] :  |b Springer,  |c 201X. 
490 0 |a Lecture notes in computer science  |v 2725  |x 1611-3349 
500 |a Archives Springer e-books (Licence nationale) 
500 |a Archives Springer e-books (Licence nationale) 
505 0 |a Extending Bounded Model Checking -- Interpolation and SAT-Based Model Checking -- Bounded Model Checking and Induction: From Refutation to Verification -- Symbolic Model Checking -- Reasoning with Temporal Logic on Truncated Paths -- Structural Symbolic CTL Model Checking of Asynchronous Systems -- A Work-Efficient Distributed Algorithm for Reachability Analysis -- Games, Trees, and Counters -- Modular Strategies for Infinite Games on Recursive Graphs -- Fast Mu-Calculus Model Checking when Tree-Width Is Bounded -- Dense Counter Machines and Verification Problems -- Tool Presentations I -- TRIM: A Tool for Triggered Message Sequence Charts -- Model Checking Multi-Agent Programs with CASP -- Monitoring Temporal Rules Combined with Time Series -- FAST: Fast Acceleration of Symbolic Transition Systems -- Rabbit: A Tool for BDD-Based Verification of Real-Time Systems -- Abstraction I -- Making Predicate Abstraction Efficient: -- A Symbolic Approach to Predicate Abstraction -- Unbounded, Fully Symbolic Model Checking of Timed Automata Using Boolean Methods -- Dense Time -- Digitizing Interval Duration Logic -- Timed Control with Partial Observability -- Hybrid Acceleration Using Real Vector Automata -- Tool Presentations II -- Abstraction and BDDs Complement SAT-Based BMC in DiVer -- TLQSolver: A Temporal Logic Query Checker -- Evidence Explorer: A Tool for Exploring Model-Checking Proofs -- HERMES: An Automatic Tool for Verification of Secrecy in Security Protocols -- Infinite State Systems -- Iterating Transducers in the Large -- Algorithmic Improvements in Regular Model Checking -- Efficient Image Computation in Infinite State Model Checking -- Abstraction II -- Thread-Modular Abstraction Refinement -- A Game-Based Framework for CTL Counterexamples and 3-Valued Abstraction-Refinement -- Abstraction for Branching Time Properties -- Applications -- Certifying Optimality of State Estimation Programs -- Domain-Specific Optimization in Automata Learning -- Model Checking Conformance with Scenario-Based Specifications -- Theorem Proving -- Deductive Verification of Advanced Out-of-Order Microprocessors -- Theorem Proving Using Lazy Proof Explication -- Automata-Based Verification -- Enhanced Vacuity Detection in Linear Temporal Logic -- Bridging the Gap between Fair Simulation and Trace Inclusion -- An Improved On-the-Fly Tableau Construction for a Real-Time Temporal Logic -- Invariants -- Strengthening Invariants by Symbolic Consistency Testing -- Linear Invariant Generation Using Non-linear Constraint Solving -- Explicit Model Checking -- To Store or Not to Store -- Calculating ?-Confluence Compositionally. 
506 |a Accès en ligne pour les établissements français bénéficiaires des licences nationales 
506 |a Accès soumis à abonnement pour tout autre établissement 
506 |a Conditions particulières de réutilisation pour les bénéficiaires des licences nationales. https://www.licencesnationales.fr/springer-nature-ebooks-contrat-licence-ln-2017 
650 |a Génie logiciel 
650 |a Informatique 
650 |a Logiciels  |x Vérification 
650 |a Circuits intégrés 
650 |a Intelligence artificielle 
650 |a Logique symbolique et mathématique 
650 |a Essais 
650 |a Structure logique 
650 |a Actes de congrès 
700 1 |a Somenzi, Fabio.  |4 pbd 
700 1 |a Hunt, Warren A. Jr.,  |d 1958-  |4 pbd 
776 0 |0 074331345  |t Computer aided verification  |o 15th international conference, CAV 2003, Boulder, CO, USA, July 8-12, 2003  |o proceedings  |f Warren A. Hunt, Jr., Fabio Somenzi (eds.)  |c Berlin  |n Springer  |d 2003  |p 1 vol. (XII-462 p.)  |s Lecture notes in computer science  |z 3-540-40524-0 
776 0 |t Computer Aided Verification  |b Texte imprimé  |z 9783662186855 
856 4 |q PDF  |u https://doi.org/10.1007/b11831  |z Accès sur la plateforme de l'éditeur 
856 4 |5 452349901:748055762  |u https://ezproxy.univ-orleans.fr/login?url=https://doi.org/10.1007/b11831  |z Accès Université d'Orléans 
856 4 |5 180339901:751507075  |u https://ezproxy.insa-cvl.fr/login?qurl=https://doi.org/10.1007/b11831  |z Accès INSA CVL 
997 |0 948465  |1 Livre numérique  |a Ressource numérique  |b INSA  |b ENSA  |c 0/Bibliothèque numérique/  |c 1/Bibliothèque numérique/Autre ressource numérique/