Interconnect-centric design for advanced SoC and NoC
In Interconnect-centric Design for Advanced SoC and NoC, we have tried to create a comprehensive understanding about on-chip interconnect characteristics, design methodologies, layered views on different abstraction levels and finally about applying the interconnect-centric design in system-on-chip...
Uloženo v:
| Další autoři: | , , , |
|---|---|
| Médium: | Livre numérique |
| Jazyk: | Anglais |
| Vydáno: |
Boston, MA :
Springer US
[20..].
Cham : Springer Nature |
| On-line přístup: | Accès sur la plateforme de l'éditeur Accès sur la plateforme Istex Accès Université d'Orléans Accès INSA CVL |
| Poznámka: |
Archives Springer e-books (Licence nationale) Archives Springer e-books (Licence nationale) |
| Autres localisations: | Voir dans le Sudoc |
| Edition sous un autre format: | • Interconnect-centric design for advanced SoC and NoC, edited by Jari Nurmi,... Hannu Tenhunen,... Jouni Isoaho... [et al.], Boston, Kluwer Academic Publishers, 2004, 1 volume (VI-453 p.), 1-402-07835-8 |
Obsah:
- Physical and Electrical Issues System-on-Chip-Challenges in the Deep-Sub-Micron Era Wires as Interconnects Global Interconnect Analysis Design Methodologies for on-Chip Inductive Interconnect Clock Distribution for High Performance Designs Logical and Architectural Issues Error-Tolerant Interconnect Schemes Power Reduction Coding for Buses Bus Structures in Network-on-Chips From Buses to Networks Arbitration and Routing Schemes for on-Chip Packet Networks Design Methodology and Tools Self-Timed Approach for Noise Reduction in NoC Reduction in NoC Formal Communication Modeling and Refinement Network-Centric System-Level Model for Multiprocessor Soc Simulation Socket-Based Design Using Decoupled Interconnects Application Cases Interconnect and Memory Organization in SOCs for Advanced Set-Top Boxes and TV A Brunch from the Coffee Table-Case Study in NoC Platform Design