Interconnect-centric design for advanced SoC and NoC
In Interconnect-centric Design for Advanced SoC and NoC, we have tried to create a comprehensive understanding about on-chip interconnect characteristics, design methodologies, layered views on different abstraction levels and finally about applying the interconnect-centric design in system-on-chip...
שמור ב:
| מחברים אחרים: | , , , |
|---|---|
| פורמט: | Livre numérique |
| שפה: | Anglais |
| יצא לאור: |
Boston, MA :
Springer US
[20..].
Cham : Springer Nature |
| גישה מקוונת: | Accès sur la plateforme de l'éditeur Accès sur la plateforme Istex Accès Université d'Orléans Accès INSA CVL |
| הערה: |
Archives Springer e-books (Licence nationale) Archives Springer e-books (Licence nationale) |
| Autres localisations: | Voir dans le Sudoc |
| Edition sous un autre format: | • Interconnect-centric design for advanced SoC and NoC, edited by Jari Nurmi,... Hannu Tenhunen,... Jouni Isoaho... [et al.], Boston, Kluwer Academic Publishers, 2004, 1 volume (VI-453 p.), 1-402-07835-8 |
| LEADER | 04467nam a22003497a 4500 | ||
|---|---|---|---|
| 001 | 948002 | ||
| 008 | 080409q2000 xx ||| |||| 00| 0 eng d | ||
| 009 | PPN123078504 | ||
| 020 | |a 9781402078361 | ||
| 020 | |a 9781402078361 | ||
| 041 | 0 | |a eng | |
| 082 | |a 621.3815 | ||
| 245 | 0 | 0 | |a Interconnect-centric design for advanced SoC and NoC |c edited by Jari Nurmi, Hannu Tenhunen, Jouni Isoaho, Axel Jantsch. |
| 260 | |a Boston, MA : |b Springer US. | ||
| 260 | |a Cham : |b Springer Nature, |c [20..]. | ||
| 500 | |a Archives Springer e-books (Licence nationale) | ||
| 500 | |a Archives Springer e-books (Licence nationale) | ||
| 505 | 1 | |a Physical and Electrical Issues System-on-Chip-Challenges in the Deep-Sub-Micron Era Wires as Interconnects Global Interconnect Analysis Design Methodologies for on-Chip Inductive Interconnect Clock Distribution for High Performance Designs Logical and Architectural Issues Error-Tolerant Interconnect Schemes Power Reduction Coding for Buses Bus Structures in Network-on-Chips From Buses to Networks Arbitration and Routing Schemes for on-Chip Packet Networks Design Methodology and Tools Self-Timed Approach for Noise Reduction in NoC Reduction in NoC Formal Communication Modeling and Refinement Network-Centric System-Level Model for Multiprocessor Soc Simulation Socket-Based Design Using Decoupled Interconnects Application Cases Interconnect and Memory Organization in SOCs for Advanced Set-Top Boxes and TV A Brunch from the Coffee Table-Case Study in NoC Platform Design | |
| 506 | |a Accès en ligne pour les établissements français bénéficiaires des licences nationales | ||
| 506 | |a Accès soumis à abonnement pour tout autre établissement | ||
| 506 | |a Conditions particulières de réutilisation pour les bénéficiaires des licences nationales. https://www.licencesnationales.fr/springer-nature-ebooks-contrat-licence-ln-2017 | ||
| 520 | |a In Interconnect-centric Design for Advanced SoC and NoC, we have tried to create a comprehensive understanding about on-chip interconnect characteristics, design methodologies, layered views on different abstraction levels and finally about applying the interconnect-centric design in system-on-chip design. Traditionally, on-chip communication design has been done using rather ad-hoc and informal approaches that fail to meet some of the challenges posed by next-generation SOC designs, such as performance and throughput, power and energy, reliability, predictability, synchronization, and management of concurrency. To address these challenges, it is critical to take a global view of the communication problem, and decompose it along lines that make it more tractable. We believe that a layered approach similar to that defined by the communication networks community should also be used for on-chip communication design. The design issues are handled on physical and circuit layer, logic and architecture layer, and from system design methodology and tools point of view. Formal communication modeling and refinement is used to bridge the communication layers, and network-centric modeling of multiprocessor on-chip networks and socket-based design will serve the development of platforms for SoC and NoC integration. Interconnect-centric Design for Advanced SoC and NoC is concluded by two application examples: interconnect and memory organization in SoCs for advanced set-top boxes and TV, and a case study in NoC platform design for more generic applications | ||
| 700 | 1 | |a Nurmi, Jari. |4 pbd | |
| 700 | 1 | |a Isoaho, Jouni. |4 pbd | |
| 700 | 1 | |a Jantsch, Axel, |d 1962- |4 pbd | |
| 700 | 1 | |a Tenhunen, Hannu, |d 1957- |4 pbd | |
| 776 | 0 | |0 09569143X |t Interconnect-centric design for advanced SoC and NoC |f edited by Jari Nurmi,... Hannu Tenhunen,... Jouni Isoaho... [et al.] |c Boston |n Kluwer Academic Publishers |d 2004 |p 1 volume (VI-453 p.) |z 1-402-07835-8 | |
| 856 | 4 | |q PDF |u https://doi.org/10.1007/b117241 |z Accès sur la plateforme de l'éditeur | |
| 856 | 4 | |u https://revue-sommaire.istex.fr/ark:/67375/8Q1-XJ6CPFL8-H |z Accès sur la plateforme Istex | |
| 856 | 4 | |5 452349901:748046577 |u https://ezproxy.univ-orleans.fr/login?url=https://doi.org/10.1007/b117241 |z Accès Université d'Orléans | |
| 856 | 4 | |5 180339901:751497665 |u https://ezproxy.insa-cvl.fr/login?qurl=https://doi.org/10.1007/b117241 |z Accès INSA CVL | |
| 997 | |0 948002 |1 Livre numérique |a Ressource numérique |b INSA |b ENSA |c 0/Bibliothèque numérique/ |c 1/Bibliothèque numérique/Autre ressource numérique/ | ||