Design, Analysis and Test of Logic Circuits Under Uncertainty
Integrated circuits (ICs) increasingly exhibit uncertain characteristics due to soft errors, inherently probabilistic devices, and manufacturing variability. As device technologies scale, these effects can be detrimental to the reliability of logic circuits. To improve future semiconductor designs,...
Shranjeno v:
| Auteurs principaux: | , , |
|---|---|
| Format: | Livre numérique |
| Jezik: | Anglais |
| Izdano: |
Dordrecht :
Springer Netherlands
2013.
Cham : Springer Nature |
| Serija: | Lecture Notes in Electrical Engineering
115 |
| Online dostop: | Accès sur la plateforme de l'éditeur Accès sur la plateforme Istex Accès Université d'Orléans Accès INSA CVL |
| Sporočilo: |
Archives Springer e-books (Licence nationale) Archives Springer e-books (Licence nationale) |
| Autres localisations: | Voir dans le Sudoc |
| Edition sous un autre format: | • Design, Analysis and Test of Logic Circuits Under Uncertainty, Texte imprimé, 9789048196432 • Design, Analysis and Test of Logic Circuits Under Uncertainty, Texte imprimé, 9789048196456 • Design, Analysis and Test of Logic Circuits Under Uncertainty, Texte imprimé, 9789400797987 |