Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation : 22nd International Workshop, PATMOS 2012, Newcastle upon Tyne, UK, September 4-6, 2012, Revised Selected Papers
This book constitutes the refereed proceedings of the 22nd International Conference on Integrated Circuit and System Design, PATMOS 2012, held in Newcastle, UK Spain, in September 2012. The 25 revised full papers presented were carefully reviewed and selected from numerous submissions. The paper fea...
Salvato in:
| Autore principale: | |
|---|---|
| Altri autori: | , |
| Natura: | Livre numérique |
| Lingua: | Anglais |
| Pubblicazione: |
Berlin, Heidelberg :
Springer Berlin Heidelberg
[20..].
Cham : Springer Nature |
| Serie: | Theoretical Computer Science and General Issues
7606 |
| Accesso online: | Accès sur la plateforme de l'éditeur Accès sur la plateforme de l'éditeur (Springer) Accès sur la plateforme Istex Accès Université d'Orléans Accès INSA CVL |
| Nota: |
Archives Springer e-books (Licence nationale) Archives Springer e-books (Licence nationale) |
| Autres localisations: | Voir dans le Sudoc |
| Edition sous un autre format: | • Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation, Texte imprimé, 9783642361562 • Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation, Texte imprimé, 9783642361586 |
Sommario:
- Sleep-Transistor Based Power-Gating Tradeoff Analyses
- Modelling and Analysis of Manufacturing Variability Effects from Process to Architectural Level
- Non-invasive Power Simulation at System-Level with SystemC
- A Standard Cell Optimization Method for Near-Threshold Voltage Operations
- An Extended Metastability Simulation Method for Synchronizer Characterization
- Phase Space Based NBTI Model
- Fast Propagation of Hamming and Signal Distances for Register-Transfer Level Datapaths
- Noise Margin Based Library Optimization Considering Variability in Sub-threshold
- TCP Window Based DVFS for Low Power Network Controller SoC
- A Generic Architecture for Robust Asynchronous Communication Links
- Direct Statistical Simulation of Timing Properties in Sequential Circuits
- On-Chip NBTI and PBTI Tracking through an All-Digital Aging Monitor Architecture
- Two-Phase MOBILE Interconnection Schemes for Ultra-Grain Pipeline Applications
- Design of a 150 mV Supply, 2 MIPS, 90nm CMOS, Ultra-Low-Power Microprocessor
- Run-Time Measurement of Harvested Energy for Autarkic Sensor Operation
- Observability Conditions and Automatic Operand-Isolation in High-Throughput Asynchronous Pipelines
- Dynamic Power Management of a Computer with Self Power-Managed Components
- Case Studies of Logical Computation on Stochastic Bit Streams.