Field-programmable gate arrays : architecture and tools for rapid prototyping : second International Workshop on Field-Programmable Logic and Applications, Vienna, Austria, August 31-September 2, 1992 : selected papers
This book contains papers first presented at the Second International Workshop on Field-Programmable Logic and Applications (FPL '92), held in Vienna, Austria, in August-September 1992. The growing importance of field-programmable devices, especially of field-programmable gate arrays, is demons...
Enregistré dans:
| Collectivité auteur: | |
|---|---|
| Autres auteurs: | , |
| Format: | Livre numérique |
| Langue: | Anglais |
| Publié: |
Berlin [etc.] :
Springer
[20..].
Cham : Springer Nature |
| Collection: | Lecture notes in computer science
705 |
| Sujets: | |
| Accès en ligne: | Accès sur la plateforme de l'éditeur Accès sur la plateforme Istex Accès Université d'Orléans Accès INSA CVL |
| Note: |
Archives Springer e-books (Licence nationale) Archives Springer e-books (Licence nationale) |
| Autres localisations: | Voir dans le Sudoc |
| Edition sous un autre format: | • Field-programmable gate arrays, architecture and tools for rapid prototyping, second International Workshop on Field-Programmable Logic and Applications, Vienna, Austria, August 31-September 2, 1992, selected papers, Herbert Grünbacher, Reiner W. Hartenstein, eds, Berlin, Springer-Verlag, 1993, 1 vol. (VIII-217 p.), Lecture notes in computer science, 3-540-57091-8 • Field-Programmable Gate Arrays: Architectures and Tools for Rapid Prototyping, Texte imprimé, 9783662196601 |
Table des matières:
- Overview of complex array-based PLDs
- Technologies and utilization of Field Programmable Gate Arrays
- Some considerations on Field Programmable Gate Arrays and their impact on system design
- SRAM-based FPGAs ease system verification
- MONTAGE: An FPGA for synchronous and asynchronous circuits
- ORCA: A new architecture for high-performance FPGAs
- Patching method for lookup-table type FPGA's
- Automatic one-hot re-encoding for FPGAs
- Minimization of permuted Reed-Muller Trees for cellular logic programmable Gate arrays
- Self-organizing Kohonen maps for FPGA placement
- High level synthesis in an FPGA-based computer aided prototyping environment
- New application of FPGAs to programmable digital communication circuits
- FPGA based logic synthesis of squarers using VHDL
- Optimized fuzzy controller architecture for field programmable gate arrays
- A real-time kernel Rapid prototyping with VHDL and FPGAs
- JAPROC A 8 bit micro controller design and its test environment
- Chameleon: A workstation of a different colour
- A highly parallel FPGA-based machine and its formal verification
- FPGA based self-test with deterministic test patterns
- FPGA implementation of systolic sequence alignment
- Using FPGAs to prototype a self-timed computer
- Using FPGAs to implement a reconfigurable highly parallel computer
- Novel high performance machine paradigms and fast-turnaround ASIC design methods: A consequence of, and, a challenge to, field-programmable logic.