VLSI engineering : :: SCD d'Orléans

VLSI engineering : beyond software engineering

VLSI engineering : beyond software engineering

Guardat en:

Dades bibliogràfiques
Autor principal:	Kunii, Toshiyasu, 1938-
Format:	Livre numérique
Idioma:	Anglais
Publicat:	Tokyo : Springer-Verlag : Springer e-books [20..]. Cham : Springer Nature
Col·lecció:	Lecture notes in computer science 163
Matèries:	Génie logiciel Circuits intégrés à très grande échelle Ingénierie Ordinateurs > Circuits
Accés en línia:	Accès sur la plateforme de l'éditeur Accès sur la plateforme Istex Accès Université d'Orléans Accès INSA CVL
Nota:	Archives Springer e-books (Licence nationale) Archives Springer e-books (Licence nationale)
Autres localisations:	Voir dans le Sudoc
Edition sous un autre format:	• VLSI engineering, beyond software engineering, edited by Tosiyasu L. Kunii, Berlin, Springer-Verlag, 1984, vi, 308 p., Lecture notes in computer science, 0-387-70002-1 • VLSI Engineering, Texte imprimé, 9784431700029 • VLSI Engineering, Texte imprimé, 9784431670490

Ítems similars

VLSI : circuits for emerging applications
per: Wojcicki, Tomasz
Publicat: (2015)

Correct hardware design and verification methods : 11th IFIP WG 10.5 Advanced Research Working Conference, CHARME 2001, Livingston, Scotland, UK, September 4 7, 2001 : proceedings

Silicon processing for the VLSI era
per: Wolf, Stanley, 1943-, et al.
Publicat: (1986)

Correct hardware design and verification methods : 12th IFIP WG 10.5 Advanced Research Working Conference, CHARME 2003, L Aquila, Italy, October 21-24, 2003 : proceedings
per: Geist, Daniel

Correct hardware design and verification methods : 10th IFIP WG10.5 advanced research working conference, CHARME'99, Bad Herrenalb, Germany, September 27-29, 1999 : proceedings

Logic Minimization Algorithms for VLSI Synthesis
per: Brayton, Robert King, 1933-, et al.

Trace theory and VLSI design
per: Van de Snepscheut, Jan L. A., 1953-1994

Conception des circuits VLSI : du composant au système
per: Anceau, François, 1940-2020, informaticien, et al.
Publicat: (2007)

Formal hardware verification : methods and systems in comparison
per: Kropf, Thomas, 1961-

Harnessing VLSI system design with EDA tools
per: Kamat, Rajanish K., et al.
Publicat: (2012)

Correct hardware design and verification methods : [8th] IFIP WG 10.5 advanced research working conference, CHARME'95, Frankfurt, Germany, October 2-4, 1995 : proceedings

Timing
per: Sapatnekar, Sachin S., 1967-
Publicat: (2013)

Integrated circuit design : Power and Timing Modeling, Optimization and Simulation : 12th International Workshop, PATMOS 2002, Seville, Spain, September 11-13, 2002 : proceedings

Adaptive resonance theory microchips
per: Serrano-Gotarredona, Teresa, et al.
Publicat: (1998)

Integrated circuit and system design : power and timing modeling, optimization and simulation : 14th International Workshop, PATMOS 2004, Santorini, Greece, September 15-17, 2004 : proceedings
per: Macii, Enrico

Integrated circuit and system design : power and timing modeling, optimization and simulation : 13th International Workshop, PATMOS 2003, Turin, Italy, September 10-12, 2003 : proceedings

Integrated circuit design : power and timing modeling, optimization, and simulation : 10th International Workshop, PATMOS 2000, Göttingen, Germany, September 13-15, 2000 : proceedings

Fourteenth international conference on numerical methods in fluid dynamics : proceedings of the conference held in Bangalore, India, 11 15 July 1994
per: Deshpande, Suresh M.

Computer aided verification : 10th International Conference, CAV'98, Vancouver, BC, Canada, June 28 July 2, 1998 : proceedings

Formal methods in computer aided design : second international conference, FMCAD '98, Palo Alto, CA, USA, November 4-6, 1998 : proceedings

Formal methods in computer-aided design : first international conference, FMCAD '96, Palo Alto, CA, USA, November 6-8, 1996 : proceedings

Semantics of digital circuits
per: Kloos, Carlos Delgado

Advanced information systems engineering : 12th International Conference, CAiSE 2000, Stockholm, Sweden, June 5 9, 2000 : proceedings
per: Wangler, Benkt, et al.

Advanced information systems engineering : Second Nordic Conference CAiSE '90, Stockholm, Sweden, May 8 10, 1990 : proceedings

Integrated Circuit Test Engineering : Modern Techniques
per: Grout, Ian A.
Publicat: (2006)

Advanced information systems engineering : 6th International Conference, CAiSE'94, Utrecht, The Netherlands, June 6 10, 1994 : proceedings

Advanced information systems engineering : 4th International Conference CAiSE '92, Manchester, UK, May 12 15, 1992 : proceedings

Control using logic-based switching

Requirements engineering
per: Hull, Elizabeth, 1953-, et al.
Publicat: (2011)

Effective Functional Verification : Principles and Processes
per: Vasudevan, Srivatsa
Publicat: (2006)

Comprendre l'électronique par la simulation : 43 circuits simulés & rappels de cours
per: Dusausay, Serge, 1958-
Publicat: (2000)

Logique combinatoire et technologie : cours et exercices
per: Gindre, Marcel, 1948-, et al.
Publicat: (1987)

Computer aided verification : 14th International Conference, CAV 2002, Copenhagen, Denmark, July 27 31, 2002 : proceedings

Advanced information systems engineering : 10th International Conference, CAiSE '98 Pisa, Italy, June 8 12, 1998 : proceedings

Computer aided verification : ; proceedings 12th international conference, CAV 2000, Chicago, IL, USA, July 15-19, 2000

Computer aided verification : 11th International Conference, CAV 99, Trento, Italy, July 6 10, 1999 : proceedings

Computer-aided verification : 2nd International Conference, CAV '90, New Brunswick, NJ, USA, June 18 21, 1990 : proceedings

Advanced information systems engineering : 9th international conference, CAiSE '97, Barcelona, Catalonia, Spain, June 16 20, 1997 : proceedings

Direct transistor-level layout for digital blocks
per: Gopalakrishnan, Prakash, 19..-, et al.

Computer aided verification : ; proceedings 16th international conference, CAV 2004, Boston, MA, USA, July 13-17, 2004

© 2021-2023 • Université d'Orléans, Service Commun de Documentation, 6 rue de Tours, 45072 Orléans cedex 2
+33(0) 2 38 41 71 84 • https://scd.univ-orleans.fr • Mentions légales