Processor and system-on-chip simulation
Processor and System-on-Chip Simulation Edited by: Rainer Leupers Olivier Temam The current trend from monolithic processors to multicore and multiprocessor systems on chips (MPSoC) with tens of cores and gigascale integration makes hardware architecture and software design more and more complex and...
Salvato in:
| Altri autori: | , |
|---|---|
| Natura: | Livre numérique |
| Lingua: | Anglais |
| Pubblicazione: |
New York, NY :
Springer US
2010.
Cham : Springer Nature |
| Accesso online: | Accès sur la plateforme de l'éditeur Accès sur la plateforme Istex Accès Université d'Orléans Accès INSA CVL |
| Nota: |
Archives Springer e-books (Licence nationale) Archives Springer e-books (Licence nationale) |
| Autres localisations: | Voir dans le Sudoc |
| Edition sous un autre format: | • Processor and system-on-chip simulation, edited by Rainer Leupers, Olivier Temam, 2010, New York, Springer, 1 vol. (XIII-345 p.), 978-1-4419-6174-7 • Processor and System-on-Chip Simulation, Texte imprimé, 9781441961761 • Processor and System-on-Chip Simulation, Texte imprimé, 9781489996077 |
| LEADER | 04531nam a22003497a 4500 | ||
|---|---|---|---|
| 001 | 942305 | ||
| 008 | 110106s2010 xx ||| |||| 00| 0 eng d | ||
| 009 | PPN149026692 | ||
| 020 | |a 9781441961754 | ||
| 020 | |a 9781441961754 | ||
| 041 | 0 | |a eng | |
| 082 | |a 621.3815 | ||
| 245 | 0 | 0 | |a Processor and system-on-chip simulation |c edited by Rainer Leupers, Olivier Temam. |
| 260 | |a New York, NY : |b Springer US. | ||
| 260 | |a Cham : |b Springer Nature, |c 2010. | ||
| 500 | |a Archives Springer e-books (Licence nationale) | ||
| 500 | |a Archives Springer e-books (Licence nationale) | ||
| 505 | 0 | |a System Simulation and Exploration -- The Life Cycle of a Virtual Platform -- Full-System Simulation from Embedded to High-Performance Systems -- Toward the Datacenter: Scaling Simulation Up and Out -- Modular ISA-Independent Full-System Simulation -- Structural Simulation for Architecture Exploration -- Fast Simulation -- Accelerating Simulation with FPGAs -- Scalable Simulation for MPSoC Software and Architectures -- Adaptive High-Speed Processor Simulation -- Representative Sampling Using SimPoint -- Statistical Sampling -- Efficient Cache Modeling with Sparse Data -- Statistical Simulation -- Impact of Silicon Technology -- Memory Modeling with CACTI -- Thermal Modeling for Processors and Systems-on-Chip -- Rapid Technology-Aware Design Space Exploration for Embedded Heterogeneous Multiprocessors -- Embedded Systems Simulation -- IP Modeling and Verification -- Configurable, Extensible Processor System Simulation -- Simulation Acceleration in Wireless Baseband Processing -- Trace-Driven Workload Simulation for MPSoC Software Performance Estimation. | |
| 506 | |a Accès en ligne pour les établissements français bénéficiaires des licences nationales | ||
| 506 | |a Accès soumis à abonnement pour tout autre établissement | ||
| 506 | |a Conditions particulières de réutilisation pour les bénéficiaires des licences nationales. chttps://www.licencesnationales.fr/springer-nature-ebooks-contrat-licence-ln-2017 | ||
| 520 | |a Processor and System-on-Chip Simulation Edited by: Rainer Leupers Olivier Temam The current trend from monolithic processors to multicore and multiprocessor systems on chips (MPSoC) with tens of cores and gigascale integration makes hardware architecture and software design more and more complex and costly. Therefore, simulation technology has become an extremely important pre-silicon verification and optimization vehicle. Simulation of computer architectures has made rapid progress recently. The primary application areas are hardware/software performance estimation and optimization, as well as functional and timing verification. Recent, innovative technologies, such as retargetable simulator generation, dynamic binary translation and sampling simulation have enabled widespread use of processor and system-on-chip (SoC) simulation tools in the semiconductor and embedded system industries. This book presents and discusses the principle technologies and state-of-the-art in high-level architecture software simulation, both at the processor and the system-on-chip level. Presents state-of-the-art and future trends in processor and SoC simulation; Demonstrates how simulation helps to boost hardware and software design productivity; Addresses simulation requirements and technologies in the multicore context; Covers system aspects, such as virtual platforms, bus simulation, caches, power, and design space exploration. | ||
| 700 | 1 | |a Leupers, Rainer. |4 pbd | |
| 700 | 1 | |a Temam, Olivier. |4 pbd | |
| 776 | 0 | |0 156238500 |t Processor and system-on-chip simulation |f edited by Rainer Leupers, Olivier Temam |d 2010 |c New York |n Springer |p 1 vol. (XIII-345 p.) |z 978-1-4419-6174-7 | |
| 776 | 0 | |t Processor and System-on-Chip Simulation |b Texte imprimé |z 9781441961761 | |
| 776 | 0 | |t Processor and System-on-Chip Simulation |b Texte imprimé |z 9781489996077 | |
| 856 | 4 | |q PDF |u https://doi.org/10.1007/978-1-4419-6175-4 |z Accès sur la plateforme de l'éditeur | |
| 856 | 4 | |u https://revue-sommaire.istex.fr/ark:/67375/8Q1-DFHJD52Z-K |z Accès sur la plateforme Istex | |
| 856 | 4 | |5 452349901:747834237 |u https://ezproxy.univ-orleans.fr/login?url=https://doi.org/10.1007/978-1-4419-6175-4 |z Accès Université d'Orléans | |
| 856 | 4 | |5 180339901:750851724 |u https://ezproxy.insa-cvl.fr/login?qurl=https://doi.org/10.1007/978-1-4419-6175-4 |z Accès INSA CVL | |
| 997 | |0 942305 |1 Livre numérique |a Ressource numérique |b INSA |b ENSA |c 0/Bibliothèque numérique/ |c 1/Bibliothèque numérique/Autre ressource numérique/ | ||