Network-on-Chip Architectures : A Holistic Design Exploration
The continuing reduction of feature sizes into the nanoscale regime has led to dramatic increases in transistor densities. Integration at these levels has highlighted the criticality of the on-chip interconnects. Network-on-Chip (NoC) architectures are viewed as a possible solution to burgeoning glo...
محفوظ في:
| المؤلف الرئيسي: | |
|---|---|
| التنسيق: | Livre numérique |
| اللغة: | Anglais |
| منشور في: |
Dordrecht :
Springer Netherlands
2010.
Cham : Springer Nature |
| سلاسل: | Lecture Notes in Electrical Engineering
45 |
| الوصول للمادة أونلاين: | Accès sur la plateforme de l'éditeur Accès sur la plateforme Istex Accès Université d'Orléans Accès INSA CVL |
| ملاحظة: |
Archives Springer e-books (Licence nationale) Archives Springer e-books (Licence nationale) |
| Autres localisations: | Voir dans le Sudoc |
| Edition sous un autre format: | • Network-on-Chip Architectures, Texte imprimé, 9789048130320 • Network-on-Chip architectures, a holistic design exploration, Chrysostomos Nicopoulos, Vijaykrishnan Narayanan, Chita R. Das, Dordrecht, Springer, 2009, 1 vol. (XXI-223 p.), Lecture notes in electrical engineering, 978-90-481-3030-6 • Network-on-Chip Architectures, Texte imprimé, 9789400730496 |
| LEADER | 04579nam a22003377a 4500 | ||
|---|---|---|---|
| 001 | 941938 | ||
| 008 | 100125s2010 xx ||| |||| 00| 0 eng d | ||
| 009 | PPN13995662X | ||
| 020 | |a 9789048130313 | ||
| 041 | 0 | |a eng | |
| 082 | |a 621.3815 | ||
| 100 | 1 | |a Nicopoulos, Chrysostomos. | |
| 245 | 1 | 0 | |a Network-on-Chip Architectures : |b A Holistic Design Exploration |c by Chrysostomos Nicopoulos, Vijaykrishnan Narayanan, Chita R. Das. |
| 260 | |a Dordrecht : |b Springer Netherlands. | ||
| 260 | |a Cham : |b Springer Nature, |c 2010. | ||
| 490 | 0 | |a Lecture Notes in Electrical Engineering |v 45 |x 1876-1119 | |
| 500 | |a Archives Springer e-books (Licence nationale) | ||
| 500 | |a Archives Springer e-books (Licence nationale) | ||
| 505 | 0 | |a MICRO-Architectural Exploration -- A Baseline NoC Architecture -- ViChaR: A Dynamic Virtual Channel Regulator for NoC Routers [39] -- RoCo: The Row Column Decoupled Router A Gracefully Degrading and Energy-Efficient Modular Router Architecture for On-Chip Networks [40] -- Exploring FaultoTolerant Network-on-Chip Architectures [37] -- On the Effects of Process Variation in Network-on-Chip Architectures [45] -- MACRO-Architectural Exploration -- The Quest for Scalable On-Chip Interconnection Networks: Bus/NoC Hybridization [15] -- Design and Management of 3D Chip Multiprocessors Using Network-In-Memory (NetInMem) [43] -- A Novel Dimensionally-Decomposed Router for On-Chip Communication in 3D Architectures [44] -- Digest of Additional NoC MACRO-Architectural Research -- Conclusions and Future Work. | |
| 506 | |a Accès en ligne pour les établissements français bénéficiaires des licences nationales | ||
| 506 | |a Accès soumis à abonnement pour tout autre établissement | ||
| 506 | |a Conditions particulières de réutilisation pour les bénéficiaires des licences nationales. chttps://www.licencesnationales.fr/springer-nature-ebooks-contrat-licence-ln-2017 | ||
| 520 | |a The continuing reduction of feature sizes into the nanoscale regime has led to dramatic increases in transistor densities. Integration at these levels has highlighted the criticality of the on-chip interconnects. Network-on-Chip (NoC) architectures are viewed as a possible solution to burgeoning global wiring delays in many-core chips, and have recently crystallized into a significant research domain. On-chip networks instill a new flavor to communication research due to their inherently resource-constrained nature. Despite the lightweight character demanded of the NoC components, modern designs require ultra-low communication latencies in order to cope with inflating data bandwidths. The work presented in Network-on-Chip Architectures addresses these issues through a comprehensive exploration of the design space. The design aspects of the NoC are viewed through a penta-faceted prism encompassing five major issues: (1) performance, (2) silicon area consumption, (3) power/energy efficiency, (4) reliability, and (5) variability. These five aspects serve as the fundamental design drivers and critical evaluation metrics in the quest for efficient NoC implementations. The research exploration employs a two-pronged approach: (a) MICRO-architectural innovations within the major NoC components, and (b) MACRO-architectural choices aiming to seamlessly merge the interconnection backbone with the remaining system modules. These two research threads and the aforementioned five key metrics mount a holistic and in-depth attack on most issues surrounding the design of NoCs in multi-core architectures. | ||
| 776 | 0 | |t Network-on-Chip Architectures |b Texte imprimé |z 9789048130320 | |
| 776 | 0 | |0 147913101 |t Network-on-Chip architectures |o a holistic design exploration |f Chrysostomos Nicopoulos, Vijaykrishnan Narayanan, Chita R. Das |c Dordrecht |n Springer |d 2009 |p 1 vol. (XXI-223 p.) |s Lecture notes in electrical engineering |z 978-90-481-3030-6 | |
| 776 | 0 | |t Network-on-Chip Architectures |b Texte imprimé |z 9789400730496 | |
| 856 | 4 | |q PDF |u https://doi.org/10.1007/978-90-481-3031-3 |z Accès sur la plateforme de l'éditeur | |
| 856 | 4 | |u https://revue-sommaire.istex.fr/ark:/67375/8Q1-BQKCTSKJ-R |z Accès sur la plateforme Istex | |
| 856 | 4 | |5 452349901:747841802 |u https://ezproxy.univ-orleans.fr/login?url=https://doi.org/10.1007/978-90-481-3031-3 |z Accès Université d'Orléans | |
| 856 | 4 | |5 180339901:750859342 |u https://ezproxy.insa-cvl.fr/login?qurl=https://doi.org/10.1007/978-90-481-3031-3 |z Accès INSA CVL | |
| 997 | |0 941938 |1 Livre numérique |a Ressource numérique |b INSA |b ENSA |c 0/Bibliothèque numérique/ |c 1/Bibliothèque numérique/Autre ressource numérique/ | ||