Retargetable processor system integration into multi-processor system-on-chip platforms
The ever increasing complexity of modern electronic devices together with the continually shrinking time-to-market and product lifetimes pose enormous chip design challenges to meet flexibility, performance and energy efficiency constraints. As a consequence, the current trend is towards programmabl...
Guardado en:
| Autores principales: | , , |
|---|---|
| Formato: | Livre numérique |
| Lenguaje: | Anglais |
| Publicado: |
Dordrecht :
Springer Netherlands
2008.
Cham : Springer Nature |
| Acceso en línea: | Accès sur la plateforme de l'éditeur Accès sur la plateforme Istex Accès Université d'Orléans Accès INSA CVL |
| Nota: |
Archives Springer e-books (Licence nationale) Archives Springer e-books (Licence nationale) |
| Autres localisations: | Voir dans le Sudoc |
| Edition sous un autre format: | • Retargetable processor system integration into multi-processor system-on-chip platforms, Andreas Wieferink, Heinrich Meyr, Rainer Leupers, 2008, [Dordrecht], Springer, 1 vol. (XVI-162 p.), 978-1-402-08574-1 • Retargetable Processor System Integration into Multi-Processor System-on-Chip Platforms, Texte imprimé, 9789048120536 • Retargetable Processor System Integration into Multi-Processor System-on-Chip Platforms, Texte imprimé, 9789048179169 |
| LEADER | 04132nam a22003617a 4500 | ||
|---|---|---|---|
| 001 | 940603 | ||
| 008 | 080829s2008 xx ||| |||| 00| 0 eng d | ||
| 009 | PPN127053735 | ||
| 020 | |a 9781402086526 | ||
| 020 | |a 9781402086526 | ||
| 041 | 0 | |a eng | |
| 082 | |a 621.3815 | ||
| 100 | 1 | |a Wieferink, Andreas. | |
| 245 | 1 | 0 | |a Retargetable processor system integration into multi-processor system-on-chip platforms |c by Andreas Wieferink, Heinrich Meyr, Rainer Leupers. |
| 260 | |a Dordrecht : |b Springer Netherlands. | ||
| 260 | |a Cham : |b Springer Nature, |c 2008. | ||
| 500 | |a Archives Springer e-books (Licence nationale) | ||
| 500 | |a Archives Springer e-books (Licence nationale) | ||
| 505 | 0 | |a SOC Design Methodologies -- Communication Modeling -- Processor Modeling -- Processor System Integration -- Successive Top-Down Refinement Flow -- Automatic Retargetability -- Debugging and Profiling -- Case Study -- Summary. | |
| 506 | |a Accès en ligne pour les établissements français bénéficiaires des licences nationales | ||
| 506 | |a Accès soumis à abonnement pour tout autre établissement | ||
| 506 | |a Conditions particulières de réutilisation pour les bénéficiaires des licences nationales. chttps://www.licencesnationales.fr/springer-nature-ebooks-contrat-licence-ln-2017 | ||
| 520 | |a The ever increasing complexity of modern electronic devices together with the continually shrinking time-to-market and product lifetimes pose enormous chip design challenges to meet flexibility, performance and energy efficiency constraints. As a consequence, the current trend is towards programmable platforms (Multi-Processor System-on-Chip Platforms, MP-SoC), which are tailored to the respective target application. In the usual case, a new platform is designed by selecting and assembling standard platform elements. However, best results can only be achieved if the processor cores and the communication modules themselves are also optimized for the target application. Effective exploration is only possible if accurate module simulators are generated automatically based on abstract specifications. As a matter of fact, CoWare s BusCompiler allows generating accurate simulators for communication modules, and modeling languages such as LISA enable the same for processor cores. In Retargetable Processor System Integration into Multi-Processor System-on-Chip Platforms, such originally independent approaches are combined in order to enable the development of highly optimized programmable platforms. The first chapters of this book summarize the state of the art in all three involved fields separately: general system level design, communication modeling, and processor modeling. The main chapters then present a methodology and the associated tooling for enabling design space exploration as well as a successive refinement flow for the design of optimized MP-SoCs with a high degree of automation. | ||
| 700 | 1 | |a Leupers, Rainer, |d 19..- |4 aut | |
| 700 | 1 | |a Meyr, Heinrich. |4 aut | |
| 776 | 0 | |0 137349408 |t Retargetable processor system integration into multi-processor system-on-chip platforms |f Andreas Wieferink, Heinrich Meyr, Rainer Leupers |d 2008 |c [Dordrecht] |n Springer |p 1 vol. (XVI-162 p.) |z 978-1-402-08574-1 | |
| 776 | 0 | |t Retargetable Processor System Integration into Multi-Processor System-on-Chip Platforms |b Texte imprimé |z 9789048120536 | |
| 776 | 0 | |t Retargetable Processor System Integration into Multi-Processor System-on-Chip Platforms |b Texte imprimé |z 9789048179169 | |
| 856 | 4 | |q PDF |u https://doi.org/10.1007/978-1-4020-8652-6 |z Accès sur la plateforme de l'éditeur | |
| 856 | 4 | |u https://revue-sommaire.istex.fr/ark:/67375/8Q1-60N621BX-J |z Accès sur la plateforme Istex | |
| 856 | 4 | |5 452349901:747858837 |u https://ezproxy.univ-orleans.fr/login?url=https://doi.org/10.1007/978-1-4020-8652-6 |z Accès Université d'Orléans | |
| 856 | 4 | |5 180339901:750876344 |u https://ezproxy.insa-cvl.fr/login?qurl=https://doi.org/10.1007/978-1-4020-8652-6 |z Accès INSA CVL | |
| 997 | |0 940603 |1 Livre numérique |a Ressource numérique |b INSA |b ENSA |c 0/Bibliothèque numérique/ |c 1/Bibliothèque numérique/Autre ressource numérique/ | ||