Design, automation, and test in Europe : the most influential papers of 10 years date

The Design, Automation and Test in Europe (DATE) conference celebrated in 2007 its tenth anniversary. As a tribute to the chip and system-level design and design technology community, this book presents a compilation of the three most influential papers of each year. This provides an excellent histo...

Fuld beskrivelse

Enregistré dans:
Bibliografiske detaljer
Andre forfattere: Lauwereins, Rudy (Directeur de la publication), Madsen, Jan (Directeur de la publication)
Format: Livre numérique
Sprog:Anglais
Udgivet: Dordrecht : Springer Netherlands 2008.
Cham : Springer Nature
Online adgang:Accès sur la plateforme de l'éditeur
Accès sur la plateforme Istex
Accès Université d'Orléans
Accès INSA CVL
Kommentar: Archives Springer e-books (Licence nationale)
Archives Springer e-books (Licence nationale)
Autres localisations: Voir dans le Sudoc
Edition sous un autre format:• Design, Automation, and Test in Europe, Texte imprimé, 9781402064876
• Design, Automation, and Test in Europe, Texte imprimé, 9789048115143
• Design, Automation, and Test in Europe, Texte imprimé, 9789048176533
LEADER 05727nam a22003497a 4500
001 940088
008 080505s2008 xx ||| |||| 00| 0 eng d
009 PPN123737702
020 |a 9781402064883 
020 |a 9781402064883 
041 0 |a eng 
082 |a 621.3815 
245 0 0 |a Design, automation, and test in Europe :  |b the most influential papers of 10 years date   |c edited by Rudy Lauwereins, Jan Madsen. 
260 |a Dordrecht :  |b Springer Netherlands. 
260 |a Cham :  |b Springer Nature,  |c 2008. 
500 |a Archives Springer e-books (Licence nationale) 
500 |a Archives Springer e-books (Licence nationale) 
505 0 |a System Level Design -- System Level Design: Past, Present, and Future -- Scheduling of Conditional Process Graphs for the Synthesis of Embedded Systems -- EXPRESSION: A Language for Architecture Exploration Through Compiler/Simulator Retargetability -- RTOS Modeling for System Level Design -- Context-Aware Performance Analysis for Efficient Embedded System Design -- Lock-Free Synchronization for Dynamic Embedded Real-Time Systems -- What If You Could Design Tomorrow s System Today? -- Networks on Chip -- Networks on Chips -- A Generic Architecture for On-Chip Packet-Switched Interconnections -- Trade-offs in the Design of a Router with Both Guaranteed and Best-Effort Services for Networks on Chip -- Exploiting the Routing Flexibility for Energy/Performance-Aware Mapping of Regular NoC Architectures -- xpipesCompiler: A Tool for Instantiating Application-Specific Networks on Chip -- A Network Traffic Generator Model for Fast Network-on-Chip Simulation -- Modeling, Simulation and Run-Time Management -- Modeling, Simulation and Run-Time Management -- Dynamic Power Management for Nonstationary Service Requests -- Quantitative Comparison of Power Management Algorithms -- Energy Efficiency of the IEEE 802.15.4 Standard in Dense Wireless Microsensor Networks: Modeling and Improvement Perspectives -- Statistical Blockade: A Novel Method for Very Fast Monte Carlo Simulation of Rare Circuit Events, and its Application -- Compositional Specification of Behavioral Semantics -- Design Technology for Advanced Digital Systems in CMOS and Beyond -- Design Technology for Advanced Digital Systems in CMOS and Beyond -- Address Bus Encoding Techniques for System-Level Power Optimization -- MOCSYN: Multiobjective Core-Based Single-Chip System Synthesis -- Minimum Energy Fixed-Priority Scheduling for VariableVoltage Processors -- Synthesis and Optimization of Threshold Logic Networks with Application to Nanotechnologies -- Physical Design and Validation -- Physical Design and Validation -- Interconnect Tuning Strategies for High-Performance ICs -- Efficient Inductance Extraction via Windowing -- Soft-Error Tolerance Analysis and Optimization of Nanometer Circuits -- A Single Photon Avalanche Diode Array Fabricated in Deep-Submicron CMOS Technology -- Test and Verification -- The Test and Verification Influential Papers in the 10 Years of DATE -- Cost Reduction and Evaluation of a Temporary Faults-Detecting Technique -- An Integrated System-on-Chip Test Framework -- Efficient Spectral Techniques for Sequential ATPG -- BerkMin: A Fast and Robust Sat-Solver -- Improving Compression Ratio, Area Overhead, and Test Application Time for System-on-Chip Test Data Compression/Decompression -- An Effective Technique for Minimizing the Cost of Processor Software-Based Diagnosis in SoCs. 
506 |a Accès en ligne pour les établissements français bénéficiaires des licences nationales 
506 |a Accès soumis à abonnement pour tout autre établissement 
506 |a Conditions particulières de réutilisation pour les bénéficiaires des licences nationales. chttps://www.licencesnationales.fr/springer-nature-ebooks-contrat-licence-ln-2017 
520 |a The Design, Automation and Test in Europe (DATE) conference celebrated in 2007 its tenth anniversary. As a tribute to the chip and system-level design and design technology community, this book presents a compilation of the three most influential papers of each year. This provides an excellent historical overview of the evolution of a domain that contributed substantially to the growth and competitiveness of the circuit electronics and systems industry. The papers were grouped in six sections: System Level Design; Networks on Chip; Modeling, Simulation and Run-Time Management; Digital Systems in CMOS and Beyond; Physical Design and Validation; and Test and Verification. The winners of the prestigious EDAA Lifetime Achievement Award as well as other recognized experts in their field wrote an introduction to each section, summarizing the history in their domain and indicating how the selected DATE papers contributed to it. 
700 1 |a Lauwereins, Rudy.  |4 pbd 
700 1 |a Madsen, Jan.  |4 pbd 
776 0 |t Design, Automation, and Test in Europe  |b Texte imprimé  |z 9781402064876 
776 0 |t Design, Automation, and Test in Europe  |b Texte imprimé  |z 9789048115143 
776 0 |t Design, Automation, and Test in Europe  |b Texte imprimé  |z 9789048176533 
856 4 |q PDF  |u https://doi.org/10.1007/978-1-4020-6488-3  |z Accès sur la plateforme de l'éditeur 
856 4 |u https://revue-sommaire.istex.fr/ark:/67375/8Q1-K69HQHZS-Z  |z Accès sur la plateforme Istex 
856 4 |5 452349901:747864764  |u https://ezproxy.univ-orleans.fr/login?url=https://doi.org/10.1007/978-1-4020-6488-3  |z Accès Université d'Orléans 
856 4 |5 180339901:750882344  |u https://ezproxy.insa-cvl.fr/login?qurl=https://doi.org/10.1007/978-1-4020-6488-3  |z Accès INSA CVL 
997 |0 940088  |1 Livre numérique  |a Ressource numérique  |b INSA  |b ENSA  |c 0/Bibliothèque numérique/  |c 1/Bibliothèque numérique/Autre ressource numérique/