Modern circuit placement : best practices and results

Modern Circuit Placement: Best Practices and Results describes advanced techniques in VLSI circuit placement which is one of the most important steps of the VLSI physical design flow. Physical design addresses the back-end layout stage of the chip design process. As technology scales down, the signi...

תיאור מלא

שמור ב:
מידע ביבליוגרפי
Auteurs principaux: Nam, Gi-Joon, Cong, Jingsheng Jason, 19..- (Auteur)
פורמט: Livre numérique
שפה:Anglais
יצא לאור: New York, NY : Springer US [20..].
Cham : Springer Nature
מהדורה:1st ed. 2007.
סדרה:Series on Integrated Circuits and Systems
גישה מקוונת:Accès sur la plateforme de l'éditeur
Accès sur la plateforme Istex
Accès Université d'Orléans
Accès INSA CVL
הערה: Archives Springer e-books (Licence nationale)
Archives Springer e-books (Licence nationale)
Autres localisations: Voir dans le Sudoc
Edition sous un autre format:• Modern Circuit Placement, Texte imprimé, 9780387368375
• Modern Circuit Placement, Texte imprimé, 9780387515366
• Modern Circuit Placement, Texte imprimé, 9781441942319
LEADER 04749nam a22003617a 4500
001 938804
008 080410q2000 xx ||| |||| 00| 0 eng d
009 PPN123145465
020 |a 9780387687391 
041 0 |a eng 
082 |a 621.3815 
100 1 |a Nam, Gi-Joon. 
245 1 0 |a Modern circuit placement :  |b best practices and results   |c edited by Gi-Joon Nam, Jason Cong. 
250 |a 1st ed. 2007. 
260 |a New York, NY :  |b Springer US. 
260 |a Cham :  |b Springer Nature,  |c [20..]. 
490 0 |a Series on Integrated Circuits and Systems  |x 1558-9420 
500 |a Archives Springer e-books (Licence nationale) 
500 |a Archives Springer e-books (Licence nationale) 
505 1 |a Benchmarks ISPD 2005/2006 Placement Benchmarks Locality and Utilization in Placement Suboptimality Flat Placement Techniques DPlace: Anchor Cell-Based Quadratic Placement with Linear Objective Kraftwerk: A Fast and Robust Quadratic Placer Using an Exact Linear Net Model Top-Down Partitioning-Based Techniques Capo: Congestion-Driven Placement for Standard-cell and RTL Netlists with Incremental Capability Congestion Minimization in Modern Placement Circuits Multilevel Placement Techniques APlace: A High Quality, Large-Scale Analytical Placer FastPlace: An Efficient Multilevel Force-Directed Placement Algorithm mFAR: Multilevel Fixed-Points Addition-Based VLSI Placement mPL6: Enhanced Multilevel Mixed-Size Placement with Congestion Control NTUplace3: An Analytical Placer for Large-Scale Mixed-Size Designs Conclusion and Challenges. 
506 |a Accès en ligne pour les établissements français bénéficiaires des licences nationales 
506 |a Accès soumis à abonnement pour tout autre établissement 
506 |a Conditions particulières de réutilisation pour les bénéficiaires des licences nationales. https://www.licencesnationales.fr/springer-nature-ebooks-contrat-licence-ln-2017 
520 |a Modern Circuit Placement: Best Practices and Results describes advanced techniques in VLSI circuit placement which is one of the most important steps of the VLSI physical design flow. Physical design addresses the back-end layout stage of the chip design process. As technology scales down, the significance of interconnect optimization becomes much more important and physical design, particularly the placement process, is essential to interconnect optimization. This book has four unique characteristics. First, it focuses on the most recent highly scalable placement techniques used for multi-million gate circuit designs, with consideration of many practical aspects of modern circuit placement, such as density and routability control, mixed-size placement support, and area I/O support. Second the book addresses dominant techniques being used in the field. This book includes all the academic placement tools that competed at the International Symposium on Physical Design (ISPD) placement contest in 2005 and 2006. Although these tools are developed by academia, many core techniques in these tools are being used extensively in industry and represent today s advanced placement techniques. Third, the book provides quantitative comparison among the various techniques on common benchmark circuits derived from real-life industrial designs. The book includes significant amounts of analysis on each technique, such as trade-offs between quality-of-results (QoR) and runtime. Finally, analysis of the optimality of the placement techniques is included. This is done by utilizing placement benchmarks with known optimal solutions, yet with characteristics similar to real industrial designs. Modern Circuit Placement: Best Practices and Results is a valuable tool and a must-read for graduate students, researchers and CAD tool developers in the VLSI physical synthesis and physical design fields. 
700 1 |a Cong, Jingsheng Jason,  |d 19..-  |4 aut 
776 0 |t Modern Circuit Placement  |b Texte imprimé  |z 9780387368375 
776 0 |t Modern Circuit Placement  |b Texte imprimé  |z 9780387515366 
776 0 |t Modern Circuit Placement  |b Texte imprimé  |z 9781441942319 
856 4 |q PDF  |u https://doi.org/10.1007/978-0-387-68739-1  |z Accès sur la plateforme de l'éditeur 
856 4 |u https://revue-sommaire.istex.fr/ark:/67375/8Q1-BDNRD0KQ-P  |z Accès sur la plateforme Istex 
856 4 |5 452349901:747889449  |u https://ezproxy.univ-orleans.fr/login?url=https://dx.doi.org/10.1007/978-0-387-68739-1  |z Accès Université d'Orléans 
856 4 |5 180339901:750902558  |u https://ezproxy.insa-cvl.fr/login?qurl=https://dx.doi.org/10.1007/978-0-387-68739-1  |z Accès INSA CVL 
997 |0 938804  |1 Livre numérique  |a Ressource numérique  |b INSA  |b ENSA  |c 0/Bibliothèque numérique/  |c 1/Bibliothèque numérique/Autre ressource numérique/