Design of Very High-Frequency Multirate Switched-Capacitor Circuits : Extending the Boundaries of CMOS Analog Front-End Filtering

Design of Very High-Frequency Multirate Switched-Capacitor Circuits presents the theory and the corresponding CMOS implementation of the novel multirate sampled-data analog interpolation technique which has its great potential on very high-frequency analog frond-end filtering due to its inherent dua...

সম্পূর্ণ বিবরণ

সংরক্ষণ করুন:
গ্রন্থ-পঞ্জীর বিবরন
প্রধান লেখক: U, Seng-Pan, 19..-...., microelectronicien, da Silva Martins, Rui Paulo (Author), Epifanio da Franca, Jose de Albuquerque (Author)
বিন্যাস: Livre numérique
ভাষা:Anglais
প্রকাশিত: New York, NY : Springer US 2006.
Cham : Springer Nature
মালা:The Springer International Series in Engineering and Computer Science 867
অনলাইন ব্যবহার করুন:Accès sur la plateforme de l'éditeur
Accès sur la plateforme Istex
Accès Université d'Orléans
Accès INSA CVL
টীকা: Archives Springer e-books (Licence nationale)
Archives Springer e-books (Licence nationale)
Autres localisations: Voir dans le Sudoc
Edition sous un autre format:• Design of Very High-Frequency Multirate Switched-Capacitor Circuits, Texte imprimé, 9781441938671
• Design of Very High-Frequency Multirate Switched-Capacitor Circuits, Texte imprimé, 9780387507699
• Design of Very High-Frequency Multirate Switched-Capacitor Circuits, Texte imprimé, 9780387261218
LEADER 04685nam a22003617a 4500
001 937859
008 080410s2006 xx ||| |||| 00| 0 eng d
009 PPN123107431
020 |a 9780387261225 
041 0 |a eng 
082 |a 621.3815 
100 1 |a U, Seng-Pan,  |d 19..-....,  |c microelectronicien. 
245 1 0 |a Design of Very High-Frequency Multirate Switched-Capacitor Circuits :  |b Extending the Boundaries of CMOS Analog Front-End Filtering   |c by Seng-Pan U, Rui Paulo Martins, José Epifânio Franca. 
260 |a New York, NY :  |b Springer US. 
260 |a Cham :  |b Springer Nature,  |c 2006. 
490 0 |a The Springer International Series in Engineering and Computer Science  |v 867 
500 |a Archives Springer e-books (Licence nationale) 
500 |a Archives Springer e-books (Licence nationale) 
505 0 |a Improved Multirate Polyphase-Based Interpolation Structures -- Practical Multirate SC Circuit Design Considerations -- Gain- and Offset- Compensation for Multirate SC Circuits -- Design of a 108 MHz Multistage SC Video Interpolating Filter -- Design of a 320 MHz Frequency-Translated SC Bandpass Interpolating Filter -- Experimental Results -- Conclusions. 
506 |a Accès en ligne pour les établissements français bénéficiaires des licences nationales 
506 |a Accès soumis à abonnement pour tout autre établissement 
506 |a Conditions particulières de réutilisation pour les bénéficiaires des licences nationales. chttps://www.licencesnationales.fr/springer-nature-ebooks-contrat-licence-ln-2017 
520 |a Design of Very High-Frequency Multirate Switched-Capacitor Circuits presents the theory and the corresponding CMOS implementation of the novel multirate sampled-data analog interpolation technique which has its great potential on very high-frequency analog frond-end filtering due to its inherent dual advantage of reducing the speed of data-converters and DSP core together with the specification relaxation of the post continuous-time filtering. This technique completely eliminates the traditional phenomenon of sampled-and-hold frequency-shaping at the lower input sampling rate. Also, in order to tackle physical IC imperfections at very high frequency, the state-of-the-art circuit design and layout techniques for high-speed Switched-Capacitor (SC) circuits are comprehensively discussed: -Optimum circuit architecture tradeoff analysis -Simple speed and power trade-off analysis of active elements -High-order filtering response accuracy with respect to capacitor-ratio mismatches -Time-interleaved effect with respect to gain and offset mismatch -Time-interleaved effect with respect to timing-skew and random jitter with non-uniformly holding -Stage noise analysis and allocation scheme -Substrate and supply noise reduction -Gain-and offset-compensation techniques -High-bandwidth low-power amplifier design and layout -Very low timing-skew multiphase generation Two tailor-made optimum design examples in CMOS are presented. The first one achieves a 3-stage 8-fold SC interpolating filter with 5.5MHz bandwidth and 108MHz output sampling rate for a NTSC/PAL CCIR 601 digital video at 3 V. Another is a 15-tap 57MHz SC FIR bandpass interpolating filter with 4-fold sampling rate increase to 320MHz and the first-time embedded frequency band up-translation for DDFS system at 2.5V. The corresponding chip prototype achieves so far the highest operating frequency, highest filter order and highest center frequency with highestdynamic range under the lowest supply voltage when compared to the previously reported high-frequency SC filters in CMOS. 
700 1 |a da Silva Martins, Rui Paulo.  |4 aut 
700 1 |a Epifanio da Franca, Jose de Albuquerque.  |4 aut 
776 0 |t Design of Very High-Frequency Multirate Switched-Capacitor Circuits  |b Texte imprimé  |z 9781441938671 
776 0 |t Design of Very High-Frequency Multirate Switched-Capacitor Circuits  |b Texte imprimé  |z 9780387507699 
776 0 |t Design of Very High-Frequency Multirate Switched-Capacitor Circuits  |b Texte imprimé  |z 9780387261218 
856 4 |q PDF  |u https://doi.org/10.1007/b136837  |z Accès sur la plateforme de l'éditeur 
856 4 |u https://revue-sommaire.istex.fr/ark:/67375/8Q1-2Q91VH68-W  |z Accès sur la plateforme Istex 
856 4 |5 452349901:747906181  |u https://ezproxy.univ-orleans.fr/login?url=https://dx.doi.org/10.1007/b136837  |z Accès Université d'Orléans 
856 4 |5 180339901:750919302  |u https://ezproxy.insa-cvl.fr/login?qurl=https://dx.doi.org/10.1007/b136837  |z Accès INSA CVL 
997 |0 937859  |1 Livre numérique  |a Ressource numérique  |b INSA  |b ENSA  |c 0/Bibliothèque numérique/  |c 1/Bibliothèque numérique/Autre ressource numérique/