Advanced Memory Optimization Techniques for Low-Power Embedded Processors
The design of embedded systems warrants a new perspective because of the following two reasons: Firstly, slow and energy inefficient memory hierarchies have already become the bottleneck of the embedded systems. It is documented in the literature as the memory wall problem. Secondly, the software ru...
Tallennettuna:
| Päätekijät: | , |
|---|---|
| Aineistotyyppi: | Livre numérique |
| Kieli: | Anglais |
| Julkaistu: |
Dordrecht :
Springer Netherlands
2007.
Cham : Springer Nature |
| Linkit: | Accès sur la plateforme de l'éditeur Accès sur la plateforme Istex Accès Université d'Orléans Accès INSA CVL |
| Huomautus: |
Archives Springer e-books (Licence nationale) Archives Springer e-books (Licence nationale) |
| Autres localisations: | Voir dans le Sudoc |
| Edition sous un autre format: | • Advanced Memory Optimization Techniques for Low-Power Embedded Processors, Texte imprimé, 9781402058967 • Advanced Memory Optimization Techniques for Low-Power Embedded Processors, Texte imprimé, 9789048112715 • Advanced Memory Optimization Techniques for Low-Power Embedded Processors, Texte imprimé, 9789048174713 |
| LEADER | 04152nam a22003497a 4500 | ||
|---|---|---|---|
| 001 | 1403683 | ||
| 008 | 080410s2007 xx ||| |||| 00| 0 eng d | ||
| 009 | PPN123149770 | ||
| 020 | |a 9781402058974 | ||
| 020 | |a 9781402058974 | ||
| 041 | 0 | |a eng | |
| 082 | |a 621.3815 | ||
| 100 | 1 | |a Verma, Manish. | |
| 245 | 1 | 0 | |a Advanced Memory Optimization Techniques for Low-Power Embedded Processors |c by Manish Verma, Peter Marwedel. |
| 260 | |a Dordrecht : |b Springer Netherlands. | ||
| 260 | |a Cham : |b Springer Nature, |c 2007. | ||
| 500 | |a Archives Springer e-books (Licence nationale) | ||
| 500 | |a Archives Springer e-books (Licence nationale) | ||
| 505 | 0 | |a Related Work -- Memory Aware Compilation and Simulation Framework -- Non-Overlayed Scratchpad Allocation Approaches for Main/Scratchpad Memory Hierarchy -- Non-Overlayed Scratchpad Allocation Approaches for Main/Scratchpad + Cache Memory Hierarchy -- Scratchpad Overlay Approaches for Main/Scratchpad Memory Hierarchy -- Data Partitioning and Loop Nest Splitting -- Scratchpad Sharing Strategies for Multiprocess Applications -- Conclusions and Future Directions. | |
| 506 | |a Accès en ligne pour les établissements français bénéficiaires des licences nationales | ||
| 506 | |a Accès soumis à abonnement pour tout autre établissement | ||
| 506 | |a Conditions particulières de réutilisation pour les bénéficiaires des licences nationales. chttps://www.licencesnationales.fr/springer-nature-ebooks-contrat-licence-ln-2017 | ||
| 520 | |a The design of embedded systems warrants a new perspective because of the following two reasons: Firstly, slow and energy inefficient memory hierarchies have already become the bottleneck of the embedded systems. It is documented in the literature as the memory wall problem. Secondly, the software running on the contemporary embedded devices is becoming increasingly complex. It is also well understood that no silver bullet exists to solve the memory wall problem. Therefore, this book explores a collaborative approach by proposing novel memory hierarchies and software optimization techniques for the optimal utilization of these memory hierarchies. Linking memory architecture design with memory-architecture aware compilation results in fast, energy-efficient and timing predictable memory accesses. The evaluation of the optimization techniques using real-life benchmarks for a single processor system, a multiprocessor system-on-chip (SoC) and for a digital signal processor system, reports significant reductions in the energy consumption and performance improvement of these systems. The book presents a wide range of optimizations, progressively increasing in the complexity of analysis and of memory hierarchies. The final chapter covers optimization techniques for applications consisting of multiple processes found in most modern embedded devices. Advanced Memory Optimization Techniques for Low Power Embedded Processors is designed for researchers, complier writers and embedded system designers / architects who wish to optimize the energy and performance characteristics of the memory subsystem. | ||
| 700 | 1 | |a Marwedel, Peter. |4 aut | |
| 776 | 0 | |t Advanced Memory Optimization Techniques for Low-Power Embedded Processors |b Texte imprimé |z 9781402058967 | |
| 776 | 0 | |t Advanced Memory Optimization Techniques for Low-Power Embedded Processors |b Texte imprimé |z 9789048112715 | |
| 776 | 0 | |t Advanced Memory Optimization Techniques for Low-Power Embedded Processors |b Texte imprimé |z 9789048174713 | |
| 856 | 4 | |q PDF |u https://doi.org/10.1007/978-1-4020-5897-4 |z Accès sur la plateforme de l'éditeur | |
| 856 | 4 | |u https://revue-sommaire.istex.fr/ark:/67375/8Q1-79WZPNKG-Q |z Accès sur la plateforme Istex | |
| 856 | 4 | |5 452349901:876781776 |u https://ezproxy.univ-orleans.fr/login?url=https://doi.org/10.1007/978-1-4020-5897-4 |z Accès Université d'Orléans | |
| 856 | 4 | |5 180339901:876785046 |u uhttps://ezproxy.insa-cvl.fr/login?qurl=https://doi.org/10.1007/978-1-4020-5897-4 |z Accès INSA CVL | |
| 997 | |0 1403683 |1 Livre numérique |a Ressource numérique |b INSA |b ENSA |c 0/Bibliothèque numérique/ |c 1/Bibliothèque numérique/Autre ressource numérique/ | ||