Network Processors : :: SCD d'Orléans

Network Processors : Architecture, Programming, and Implementation

Network Processors : Architecture, Programming, and Implementation

Zapisane w:

Opis bibliograficzny
1. autor:	Giladi, Ran
Format:	Livre numérique
Język:	Anglais
Wydane:	San Diego, CA, USA : Elsevier Science & Technology Books [20..].
Dostęp online:	Accès Université d'Orléans et IFPM Accès INSA CVL
Komentarz:	Titre provenant de la page de titre du document numérique Numérisation de l'édition de San Diego, CA, USA : Elsevier Science & Technology Books, 2008 La pagination de l'édition imprimée correspondante est de 734 p. Cyberlibris (ScholarVox) corpus Sciences de l'ingénieur Cyberlibris (ScholarVox) corpus Sciences de l'ingénieur Type of computer file: Fichier html
Autres localisations:	Voir dans le Sudoc
Edition sous un autre format:	• Network Processors, Texte imprimé, Ran Giladi, San Diego, CA, USA, Elsevier Science & Technology Books, 2008, 1 vol. (734 p.), 978-0-12-370891-5

Podobne zapisy

The NeuroProcessor : an integrated interface to biological neural networks
od: Perelman, Yevgeny, i wsp.
Wydane: (2008)

Ascend AI Processor Architecture and Programming : Principles and Applications of CANN
od: Liang, Xiaoyao
Wydane: (2020)

Multiscalar Processors
od: Franklin, Manoj

Programming Massively Parallel Processors : A Hands-on Approach
od: Hwu, Wen-Mei W., 19..-, i wsp.
Wydane: (2022)

LUCAS associative array processor : design, programming, and application studies
od: Fernstrom, Christer, 1951-, i wsp.

Modern Assembly Language Programming with the ARM Processor
od: Pyeatt, Larry D.
Wydane: (2016)

Modern Assembly Language Programming with the ARM Processor
od: Pyeatt, Larry D.
Wydane: (2024)

Energy-Efficient Communication Processors : Design and Implementation for Emerging Wireless Systems
od: Fasthuber, Robert, i wsp.

Clock Generators for SOC Processors : Circuits and Architectures
od: Fahim, Amr M.

Architecture exploration for embedded processors with LISA
od: Hoffmann, Andreas, i wsp.

CMOS Processors and Memories
od: Iniewski, Krzysztof, 1960-

Application Specific Processors

Multithreaded Processor Design
od: Moore, Simon W.

Solving problems on concurrent processors. Software for concurrent processors
od: Angus, Ian G., i wsp.
Wydane: (1990)

Retargetable processor system integration into multi-processor system-on-chip platforms
od: Wieferink, Andreas, i wsp.
Wydane: (2008)

Processor : procédures d'aménagement et d'urbanisme Planification et autorisations
od: Danan, Yves Maxime, i wsp.
Wydane: (1986)

Processor Design : System-On-Chip Computing for ASICs and FPGAs
od: Nurmi, Jari

Integrated system-level modeling of network-on-chip enabled multi-processor platforms
od: Kogel, Tim, i wsp.

Embedded processor design challenges : systems, architectures, modeling, and simulation - SAMOS
od: Deprettere, Ed F., 1944-

Processor and system-on-chip simulation
Wydane: (2010)

Code Generation for Embedded Processors

Designing embedded processors : a low power perspective

Embedded Processor-Based Self-Test
od: Gizopoulos, Dimitris, 19..-, i wsp.

Optical switchcubes for communications in parallel processors
od: P. Chavel, i wsp.
Wydane: (1999)

Focal-Plane Sensor-Processor Chips
od: Zarándy, Ákos
Wydane: (2011)

RISC-V Architecture and DSP Processor Design : Design and implement a high-performance RISC-V DSP core from ISA to SoC
od: Zhiwei, Zhang
Wydane: (2026)

Processor : procédures d'aménagement et d'urbanisme avec mise à jour du vol. 1 "Planification et autorisations" Urbanisme opérationnel, fiscalité et protection de l'environnement :
od: Danan, Yves Maxime, i wsp.
Wydane: (1990)

Solving problems on concurrent processors. General techniques and regular problems
od: Fox, Geoffrey Charles, 1944-..., informaticien, i wsp.
Wydane: (1988)

Adaptive techniques for dynamic processor optimization : theory and practice

Post-silicon and runtime verification for modern processors
od: Wagner, Ilya, 19..-, i wsp.

Run-time adaptation for reconfigurable embedded processors
od: Bauer, Lars, i wsp.
Wydane: (2011)

The @Designer's Guide to the Cortex-M Processor Family
od: Martin, Trevor, 19
Wydane: (2022)

Heterogeneous Multicore Processor Technologies for Embedded Systems
od: Uchiyama, Kunio, i wsp.
Wydane: (2012)

Real-Time Systems Development with RTEMS and Multicore Processors
od: Bloom, Gedare, i wsp.
Wydane: (2025)

The designer's guide to the cortex-M processor family : a tutorial approach
od: Martin, Trevor, 19
Wydane: (2013)

Design of Energy-Efficient Application-Specific Instruction Set Processors
od: Glökler, Tilman, i wsp.

Advanced Memory Optimization Techniques for Low-Power Embedded Processors
od: Verma, Manish, i wsp.
Wydane: (2007)

On-line error detection and fast recover techniques for dependable embedded processors
od: Pflanz, Matthias, 19..-

From Author to Data Processor in Postdramatic Theatre: Crash Testing the Classics?
od: Swyzen, Claire
Wydane: (2022)

PEM Fuel Cells with Bio-Ethanol Processor Systems : A Multidisciplinary Study of Modelling, Simulation, Fault Diagnosis and Advanced Control

© 2021-2023 • Université d'Orléans, Service Commun de Documentation, 6 rue de Tours, 45072 Orléans cedex 2
+33(0) 2 38 41 71 84 • https://scd.univ-orleans.fr • Mentions légales